Received: by 2002:a25:824b:0:0:0:0:0 with SMTP id d11csp6022002ybn; Sun, 29 Sep 2019 10:37:34 -0700 (PDT) X-Google-Smtp-Source: APXvYqyrG1W64p/Jbg7dWC+IcZQOFo4/o8P0UuAsDyQLc5e9dArfol7BwyWy5QkS8FGuQrY3HINX X-Received: by 2002:a17:906:4d08:: with SMTP id r8mr16076949eju.283.1569778654721; Sun, 29 Sep 2019 10:37:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1569778654; cv=none; d=google.com; s=arc-20160816; b=k7ZUzcqsqWCC7/bMJAH3wrzQ/NK8fFONztlAtVfhNWfVEI1gXm+8nAhOtzlJXuBp2x UxgYsMWvf3oRAKZF1775+GsLyKOuOWSFjcKBYZFCIQwKoxSwuJv1EcsMV88O3x/GryDp zMa0Ji0QlmCITMrte3MoHG3m0VqS6bTooyG1RvC+yGA2F3IGOEVNO2MzPghIJdLWJXPl X5/AFUtHeq0VVjKyohFWKhhdFPpN5PRs3sY8pE4L5Nf7lC/A/n5Y+zaOiDimTctjXNqK pqUtk2EwJDTz+wr+M1rMQ549jR7kDU4BcCS3un8iiDg6WJbm5npi9D6KAAFAOeoBED3n 0sdg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=vMMTA7kVP3HKQK61EghVfBiaRvlBQFxEafhuBOVBYSM=; b=P+IA3EDGI5NR/bjMziB0yo5SBmkihw6csYlaicxKGYzZ7f6Kjjke/yFNYyvPxDynwX /IaWBCpxHStBoV+gQodUgkZilHdZtzP+ak0MkA3rCHgsO3Vk8M4sbVSEEbcNYDtkzDVD bVxOTEdTdxJRVjE4sg+ZXpW1YVLbSbw2ev6fZ11CiK3bKB5DU1+16q1zJnU6wilPYJY/ dklCffkR/3Sy0BsihZTcvYDM6fnPtJGMKnY7NDQLyZnExEhRxsBu4ujbcHvZlBdS1eBT 3VO4ir7uMKfMbqAZYecdTjwHVCEGTUPoLXzeh2LBe6SFbcGGv7NyaX8xHl38sjJrvS9w sAOA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=kohl7XSt; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b15si5436807edm.395.2019.09.29.10.37.10; Sun, 29 Sep 2019 10:37:34 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=kohl7XSt; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729409AbfI2Ree (ORCPT + 99 others); Sun, 29 Sep 2019 13:34:34 -0400 Received: from mail.kernel.org ([198.145.29.99]:46460 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730338AbfI2Rec (ORCPT ); Sun, 29 Sep 2019 13:34:32 -0400 Received: from sasha-vm.mshome.net (c-73-47-72-35.hsd1.nh.comcast.net [73.47.72.35]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id A3DBF21A4A; Sun, 29 Sep 2019 17:34:28 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1569778471; bh=A1jJ1AW6jgvvZsGzhEij7gKPOs+3Yd1J76zpIlkaLgk=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=kohl7XStE46OkeyDEx9wy+GgVS/dex6EWSsjHD0fZpvzMpjAqXbnwIqRBYTi4so+e ffxEYlIWWgsRgy5MNI96pYWkhUOz6dFVPl4ebEVhDrWYtAiVlpblmjAzK+uARSZk3w 9JZnQroOkP0o5vBpERFL+AHm4iERDq7Atj4mWrnk= From: Sasha Levin To: linux-kernel@vger.kernel.org, stable@vger.kernel.org Cc: Paul Cercueil , Mathieu Malaterre , Artur Rojek , Stephen Boyd , Rob Herring , Paul Burton , Ralf Baechle , James Hogan , Jonathan Corbet , Lee Jones , Arnd Bergmann , Daniel Lezcano , Thomas Gleixner , Michael Turquette , Jason Cooper , Marc Zyngier , Rob Herring , Mark Rutland , devicetree@vger.kernel.org, linux-doc@vger.kernel.org, linux-mips@vger.kernel.org, linux-clk@vger.kernel.org, od@zcrc.me, Sasha Levin Subject: [PATCH AUTOSEL 4.19 02/33] clk: jz4740: Add TCU clock Date: Sun, 29 Sep 2019 13:33:50 -0400 Message-Id: <20190929173424.9361-2-sashal@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190929173424.9361-1-sashal@kernel.org> References: <20190929173424.9361-1-sashal@kernel.org> MIME-Version: 1.0 X-stable: review X-Patchwork-Hint: Ignore Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Paul Cercueil [ Upstream commit 73dd11dc1a883d4c994d729dc9984f4890001157 ] Add the missing TCU clock to the list of clocks supplied by the CGU for the JZ4740 SoC. Signed-off-by: Paul Cercueil Tested-by: Mathieu Malaterre Tested-by: Artur Rojek Acked-by: Stephen Boyd Acked-by: Rob Herring Signed-off-by: Paul Burton Cc: Ralf Baechle Cc: James Hogan Cc: Jonathan Corbet Cc: Lee Jones Cc: Arnd Bergmann Cc: Daniel Lezcano Cc: Thomas Gleixner Cc: Michael Turquette Cc: Jason Cooper Cc: Marc Zyngier Cc: Rob Herring Cc: Mark Rutland Cc: devicetree@vger.kernel.org Cc: linux-kernel@vger.kernel.org Cc: linux-doc@vger.kernel.org Cc: linux-mips@vger.kernel.org Cc: linux-clk@vger.kernel.org Cc: od@zcrc.me Signed-off-by: Sasha Levin --- drivers/clk/ingenic/jz4740-cgu.c | 6 ++++++ include/dt-bindings/clock/jz4740-cgu.h | 1 + 2 files changed, 7 insertions(+) diff --git a/drivers/clk/ingenic/jz4740-cgu.c b/drivers/clk/ingenic/jz4740-cgu.c index 4479c102e8994..d8ac7f2e183a1 100644 --- a/drivers/clk/ingenic/jz4740-cgu.c +++ b/drivers/clk/ingenic/jz4740-cgu.c @@ -211,6 +211,12 @@ static const struct ingenic_cgu_clk_info jz4740_cgu_clocks[] = { .parents = { JZ4740_CLK_EXT, -1, -1, -1 }, .gate = { CGU_REG_CLKGR, 5 }, }, + + [JZ4740_CLK_TCU] = { + "tcu", CGU_CLK_GATE, + .parents = { JZ4740_CLK_EXT, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 1 }, + }, }; static void __init jz4740_cgu_init(struct device_node *np) diff --git a/include/dt-bindings/clock/jz4740-cgu.h b/include/dt-bindings/clock/jz4740-cgu.h index 6ed83f926ae71..e82d77028581a 100644 --- a/include/dt-bindings/clock/jz4740-cgu.h +++ b/include/dt-bindings/clock/jz4740-cgu.h @@ -34,5 +34,6 @@ #define JZ4740_CLK_ADC 19 #define JZ4740_CLK_I2C 20 #define JZ4740_CLK_AIC 21 +#define JZ4740_CLK_TCU 22 #endif /* __DT_BINDINGS_CLOCK_JZ4740_CGU_H__ */ -- 2.20.1