Received: by 2002:a25:824b:0:0:0:0:0 with SMTP id d11csp8479320ybn; Tue, 1 Oct 2019 08:40:42 -0700 (PDT) X-Google-Smtp-Source: APXvYqzXcEmo9SSDyl2EhmV5e/jWy347P6xc2UnNRN5I4lwBwe+xvqy9xodxw7R1FqvfJt8vQqOu X-Received: by 2002:a17:906:fc2:: with SMTP id c2mr24429135ejk.261.1569944442067; Tue, 01 Oct 2019 08:40:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1569944442; cv=none; d=google.com; s=arc-20160816; b=KHwqnYZqNluId2dh0HjxPFPJDsQyuNuoyaKEQvKGlHFieNTJb1zzQRei7slNcz3Sgv 99aiwyqGt1O+SjT65xB4Ery7MyhJCZnuJO2ujz2fVOs/u0Pgxb45S38jiU7mriaYzBpT 3dTnrw5bd0He1vESIkc11BCHJFHdVEnsSVI9G8q1hWsFKHp/1/EJVlaIa+XzS4LgBGhi HPfRNaFEei8qI4LHY449Uyy9p4E6Sa3QI0g478h4sKOVh6gUmy3JkOgeMycp0C2WhY4K faTUue8f5F/RRPf5kaT7jqT/Ar+8YT+OaJaH2OAeMLmzMhJj0zhpNK985mjJr8oor1X4 NtYg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:content-disposition :mime-version:message-id:subject:cc:to:from:date:dkim-signature; bh=+BP/u4SoIKA5XIxu8to1JyONZn03gHha+POzwpHYqqI=; b=qZwt21dzPKYWM4nJV0NKy7hlZ+cVxHc1LJ17r6RdkhfKhasqlXOdbksk38ctanrrah N+DevSZRDta0ogJ1tpakVjyK+t+gtQaX4MYXbUwf2SEbiAQAjXak0HGNfQgtNafb3xBT OY4Mq4Ke4cnihNv06HP4uuFb7J+dgEMlAs7cwnvdSlmufhugiWPFTHJvrVAXF8vtao0z cCXQ/cDnfsr4gzIenNSlVAn83sKpXIM2zPgy5dNf+okFgy5dMTe4YX38vIqj7MazNOzG 7IbrSSHHFHo/YznBI60cvIWTKtnNrdipjdtIgMJeMbs+Imfc5EGe3z3MKQjCQrRKY+r8 1HjA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=TfAsmXYJ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z35si9519475edb.146.2019.10.01.08.40.17; Tue, 01 Oct 2019 08:40:42 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=TfAsmXYJ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389687AbfJAPjW (ORCPT + 99 others); Tue, 1 Oct 2019 11:39:22 -0400 Received: from mail.kernel.org ([198.145.29.99]:58234 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389528AbfJAPjW (ORCPT ); Tue, 1 Oct 2019 11:39:22 -0400 Received: from localhost (83-86-89-107.cable.dynamic.v4.ziggo.nl [83.86.89.107]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 149FC2133F; Tue, 1 Oct 2019 15:39:18 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1569944359; bh=c3rVfzYtsTWo4wLjYthp4mUIgCkjj9GL3anMJAQORLA=; h=Date:From:To:Cc:Subject:From; b=TfAsmXYJ+0g0gOQO2JSeJlwU6hWMx1ZrHscboe+EMZ3vqRrHaYv6oTCd30qkw353r McoBGqPJ6pbxbbIoE1/UXHv/EvxMcHUfkwcqGaNq+bieHS+EGBsodcn13t3I1J2beW 4/0Mob8YGX65JYDYC3TlRvGaAboL9rGGXX9/kMQ0= Date: Tue, 1 Oct 2019 17:39:17 +0200 From: Greg KH To: Potnuri Bharat Teja , Doug Ledford , Jason Gunthorpe Cc: linux-rdma@vger.kernel.org, linux-kernel@vger.kernel.org, Nicolas Waisman Subject: [PATCH] cxgb4: do not dma memory off of the stack Message-ID: <20191001153917.GA3498459@kroah.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline User-Agent: Mutt/1.12.2 (2019-09-21) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Nicolas pointed out that the cxgb4 driver is doing dma off of the stack, which is generally considered a very bad thing. On some architectures it could be a security problem, but odds are none of them actually run this driver, so it's just a "normal" bug. Resolve this by allocating the memory for a message off of the heap instead of the stack. kmalloc() always will give us a proper memory location that DMA will work correctly from. Reported-by: Nicolas Waisman Signed-off-by: Greg Kroah-Hartman --- Note, test-built only, I don't have this hardware to actually run this code at all. diff --git a/drivers/infiniband/hw/cxgb4/mem.c b/drivers/infiniband/hw/cxgb4/mem.c index aa772ee0706f..b2bd3de81dcd 100644 --- a/drivers/infiniband/hw/cxgb4/mem.c +++ b/drivers/infiniband/hw/cxgb4/mem.c @@ -275,13 +275,17 @@ static int write_tpt_entry(struct c4iw_rdev *rdev, u32 reset_tpt_entry, struct sk_buff *skb, struct c4iw_wr_wait *wr_waitp) { int err; - struct fw_ri_tpte tpt; + struct fw_ri_tpte *tpt; u32 stag_idx; static atomic_t key; if (c4iw_fatal_error(rdev)) return -EIO; + tpt = kmalloc(sizeof(*tpt), GFP_KERNEL); + if (!tpt) + return -ENOMEM; + stag_state = stag_state > 0; stag_idx = (*stag) >> 8; @@ -305,28 +309,28 @@ static int write_tpt_entry(struct c4iw_rdev *rdev, u32 reset_tpt_entry, /* write TPT entry */ if (reset_tpt_entry) - memset(&tpt, 0, sizeof(tpt)); + memset(tpt, 0, sizeof(*tpt)); else { - tpt.valid_to_pdid = cpu_to_be32(FW_RI_TPTE_VALID_F | + tpt->valid_to_pdid = cpu_to_be32(FW_RI_TPTE_VALID_F | FW_RI_TPTE_STAGKEY_V((*stag & FW_RI_TPTE_STAGKEY_M)) | FW_RI_TPTE_STAGSTATE_V(stag_state) | FW_RI_TPTE_STAGTYPE_V(type) | FW_RI_TPTE_PDID_V(pdid)); - tpt.locread_to_qpid = cpu_to_be32(FW_RI_TPTE_PERM_V(perm) | + tpt->locread_to_qpid = cpu_to_be32(FW_RI_TPTE_PERM_V(perm) | (bind_enabled ? FW_RI_TPTE_MWBINDEN_F : 0) | FW_RI_TPTE_ADDRTYPE_V((zbva ? FW_RI_ZERO_BASED_TO : FW_RI_VA_BASED_TO))| FW_RI_TPTE_PS_V(page_size)); - tpt.nosnoop_pbladdr = !pbl_size ? 0 : cpu_to_be32( + tpt->nosnoop_pbladdr = !pbl_size ? 0 : cpu_to_be32( FW_RI_TPTE_PBLADDR_V(PBL_OFF(rdev, pbl_addr)>>3)); - tpt.len_lo = cpu_to_be32((u32)(len & 0xffffffffUL)); - tpt.va_hi = cpu_to_be32((u32)(to >> 32)); - tpt.va_lo_fbo = cpu_to_be32((u32)(to & 0xffffffffUL)); - tpt.dca_mwbcnt_pstag = cpu_to_be32(0); - tpt.len_hi = cpu_to_be32((u32)(len >> 32)); + tpt->len_lo = cpu_to_be32((u32)(len & 0xffffffffUL)); + tpt->va_hi = cpu_to_be32((u32)(to >> 32)); + tpt->va_lo_fbo = cpu_to_be32((u32)(to & 0xffffffffUL)); + tpt->dca_mwbcnt_pstag = cpu_to_be32(0); + tpt->len_hi = cpu_to_be32((u32)(len >> 32)); } err = write_adapter_mem(rdev, stag_idx + (rdev->lldi.vr->stag.start >> 5), - sizeof(tpt), &tpt, skb, wr_waitp); + sizeof(*tpt), tpt, skb, wr_waitp); if (reset_tpt_entry) { c4iw_put_resource(&rdev->resource.tpt_table, stag_idx); @@ -334,6 +338,7 @@ static int write_tpt_entry(struct c4iw_rdev *rdev, u32 reset_tpt_entry, rdev->stats.stag.cur -= 32; mutex_unlock(&rdev->stats.lock); } + kfree(tpt); return err; }