Received: by 2002:a25:824b:0:0:0:0:0 with SMTP id d11csp844585ybn; Wed, 2 Oct 2019 07:06:31 -0700 (PDT) X-Google-Smtp-Source: APXvYqzeSrZKx9FnUWNIRNTSDiBYcuMIn2jZTf8aBT9KM6dfkMYVhlUO5K/BvCaggX1VBTtCU72H X-Received: by 2002:a50:935d:: with SMTP id n29mr3992274eda.294.1570025191601; Wed, 02 Oct 2019 07:06:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1570025191; cv=none; d=google.com; s=arc-20160816; b=Jh4w7IscFNgUEZOpTHn5Tx0sYrECEJzkzrck9G+8K9eiM8D3qCNnIuM8lUsMfPPqse Jty9FnrsX64xm8T0E/BmRDdSn8wmYy0CDkaCg8jFu6bPHdMv5g50nMZYJy2p5udSf/fL qGDtqTr34+ocgk6ubnimDsPT0nmb5DHuKvncyRZPlARNvVMT4Z/i0tcMsChWNNehxfWG BF8ncHtmn0xndJvGyFGe9PLw6BXzWmJRbZaB8IiJY7bGt/xALOteJaKFmEzrhkaAEuZn 7DzhPKKp53iv3HwMPicfd6OIos3Ln38GtPIx2HaYQ6rZZpxcxW6OAliOKT0/t3zPr4cX PNkQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=1QmXIJKWTlPWePYF5tto7ayzRoVrcSfqaII+xX9dF1k=; b=Hx0LrmmQ3KV74VYralJM3gjQwYlHRwBYmEgW32JxgejFQ/cfqDK6isTvockdOF9NC4 zbQ78tfdOM86tp85sVfmFw84/Bod9eESwPaxYcxcRE25NDVbdxHPVliXPaXIcRoeLGsK OXaDAhi+yKW910i3DqqNEVJrykXtSOHQ3zh8nabg8FqxrYxt+YJCs5aFXU4bAhHLpRSj Am3iPFVR0NPwaUmIHeQQzbF16/Jaq//lhcXW5DEqnRMbUDykYUx+wPhUy9CyG/ssFbP9 CPPoGj1L8g1BvovWl6MORHAy4Gv3+2QZeLdaeWubtLko8OYN2jN0WRlhvdZPgjgZIWjI l0HQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b34si12714745edb.439.2019.10.02.07.06.01; Wed, 02 Oct 2019 07:06:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727964AbfJBOFq (ORCPT + 99 others); Wed, 2 Oct 2019 10:05:46 -0400 Received: from inva020.nxp.com ([92.121.34.13]:50364 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726373AbfJBOFo (ORCPT ); Wed, 2 Oct 2019 10:05:44 -0400 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id A8D741A02D1; Wed, 2 Oct 2019 16:05:41 +0200 (CEST) Received: from inva024.eu-rdc02.nxp.com (inva024.eu-rdc02.nxp.com [134.27.226.22]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 9B3E01A0048; Wed, 2 Oct 2019 16:05:41 +0200 (CEST) Received: from fsr-ub1664-121.ea.freescale.net (fsr-ub1664-121.ea.freescale.net [10.171.82.171]) by inva024.eu-rdc02.nxp.com (Postfix) with ESMTP id 0FE102060C; Wed, 2 Oct 2019 16:05:41 +0200 (CEST) From: Laurentiu Palcu To: Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team Cc: agx@sigxcpu.org, l.stach@pengutronix.de, Laurentiu Palcu , Abel Vesa , linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH v2 1/5] clk: imx8mq: Add VIDEO2_PLL clock Date: Wed, 2 Oct 2019 17:04:53 +0300 Message-Id: <1570025100-5634-2-git-send-email-laurentiu.palcu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1570025100-5634-1-git-send-email-laurentiu.palcu@nxp.com> References: <1570025100-5634-1-git-send-email-laurentiu.palcu@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This clock is needed by DCSS when high resolutions are used. Signed-off-by: Laurentiu Palcu CC: Abel Vesa --- drivers/clk/imx/clk-imx8mq.c | 4 ++++ include/dt-bindings/clock/imx8mq-clock.h | 4 +++- 2 files changed, 7 insertions(+), 1 deletion(-) diff --git a/drivers/clk/imx/clk-imx8mq.c b/drivers/clk/imx/clk-imx8mq.c index 41fc9c6..05ece7b 100644 --- a/drivers/clk/imx/clk-imx8mq.c +++ b/drivers/clk/imx/clk-imx8mq.c @@ -38,6 +38,7 @@ static const char * const sys1_pll_out_sels[] = {"sys1_pll1_ref_sel", }; static const char * const sys2_pll_out_sels[] = {"sys1_pll1_ref_sel", "sys2_pll1_ref_sel", }; static const char * const sys3_pll_out_sels[] = {"sys3_pll1_ref_sel", "sys2_pll1_ref_sel", }; static const char * const dram_pll_out_sels[] = {"dram_pll1_ref_sel", }; +static const char * const video2_pll_out_sels[] = {"video2_pll1_ref_sel", }; /* CCM ROOT */ static const char * const imx8mq_a53_sels[] = {"osc_25m", "arm_pll_out", "sys2_pll_500m", "sys2_pll_1000m", @@ -311,6 +312,7 @@ static int imx8mq_clocks_probe(struct platform_device *pdev) clks[IMX8MQ_SYS2_PLL1_REF_SEL] = imx_clk_mux("sys2_pll1_ref_sel", base + 0x3c, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); clks[IMX8MQ_SYS3_PLL1_REF_SEL] = imx_clk_mux("sys3_pll1_ref_sel", base + 0x48, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); clks[IMX8MQ_DRAM_PLL1_REF_SEL] = imx_clk_mux("dram_pll1_ref_sel", base + 0x60, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + clks[IMX8MQ_VIDEO2_PLL1_REF_SEL] = imx_clk_mux("video2_pll1_ref_sel", base + 0x54, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); clks[IMX8MQ_ARM_PLL_REF_DIV] = imx_clk_divider("arm_pll_ref_div", "arm_pll_ref_sel", base + 0x28, 5, 6); clks[IMX8MQ_GPU_PLL_REF_DIV] = imx_clk_divider("gpu_pll_ref_div", "gpu_pll_ref_sel", base + 0x18, 5, 6); @@ -346,6 +348,8 @@ static int imx8mq_clocks_probe(struct platform_device *pdev) clks[IMX8MQ_SYS2_PLL_OUT] = imx_clk_sccg_pll("sys2_pll_out", sys2_pll_out_sels, ARRAY_SIZE(sys2_pll_out_sels), 0, 0, 1, base + 0x3c, CLK_IS_CRITICAL); clks[IMX8MQ_SYS3_PLL_OUT] = imx_clk_sccg_pll("sys3_pll_out", sys3_pll_out_sels, ARRAY_SIZE(sys3_pll_out_sels), 0, 0, 1, base + 0x48, CLK_IS_CRITICAL); clks[IMX8MQ_DRAM_PLL_OUT] = imx_clk_sccg_pll("dram_pll_out", dram_pll_out_sels, ARRAY_SIZE(dram_pll_out_sels), 0, 0, 0, base + 0x60, CLK_IS_CRITICAL); + clks[IMX8MQ_VIDEO2_PLL_OUT] = imx_clk_sccg_pll("video2_pll_out", video2_pll_out_sels, ARRAY_SIZE(video2_pll_out_sels), 0, 0, 0, base + 0x54, 0); + /* SYS PLL fixed output */ clks[IMX8MQ_SYS1_PLL_40M] = imx_clk_fixed_factor("sys1_pll_40m", "sys1_pll_out", 1, 20); clks[IMX8MQ_SYS1_PLL_80M] = imx_clk_fixed_factor("sys1_pll_80m", "sys1_pll_out", 1, 10); diff --git a/include/dt-bindings/clock/imx8mq-clock.h b/include/dt-bindings/clock/imx8mq-clock.h index 6546367..35b9ed9 100644 --- a/include/dt-bindings/clock/imx8mq-clock.h +++ b/include/dt-bindings/clock/imx8mq-clock.h @@ -403,5 +403,7 @@ #define IMX8MQ_CLK_SNVS_ROOT 264 #define IMX8MQ_CLK_GIC 265 -#define IMX8MQ_CLK_END 266 +#define IMX8MQ_VIDEO2_PLL1_REF_SEL 266 + +#define IMX8MQ_CLK_END 267 #endif /* __DT_BINDINGS_CLOCK_IMX8MQ_H */ -- 2.7.4