Received: by 2002:a25:824b:0:0:0:0:0 with SMTP id d11csp846751ybn; Wed, 2 Oct 2019 07:08:22 -0700 (PDT) X-Google-Smtp-Source: APXvYqybiSnyoKDx1RJ+eAz7drZyuNo/fYTekyegCDHpaHxTqdanctPBMwgxZpmxqn9IIJy8YEPE X-Received: by 2002:a17:906:6a45:: with SMTP id n5mr3295357ejs.20.1570025302175; Wed, 02 Oct 2019 07:08:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1570025302; cv=none; d=google.com; s=arc-20160816; b=r32ll1upUwgMI6QgHF/GPwwX0h50ktI34yBDVvIReufKtn632y9CBNqgbDhpREYphd nu3oORQNxdCPJ2xG3VKJSvSNV8j6KzFpJNoXcBI9Qco8+jmQVCqRCOpSu9aJSEEplcJu xKEx2KrWrHYzl7T3zIfFT8wxSlB9iOrUOwqr5rRb5iGTKwGESHNbRxEgdmrYMG6VHHrV 5St9rnAuhTNmVm53gkQZOY6icVIV3QiaSgk6xDspfd+6tpB2P18Rl49X+cSePQqlzCGR DfnZckrwQNMzd2CrDkqZyFgXbJkTy/bG2ujOOvQufIpf4qgcf05UXwG32TtkRaRi7Nq4 4ISA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=VYxXGnj4W5KDhROY9J/nxTAkb4qoMufES4xgkDDvEj0=; b=TPBAoDG7HfETgMyVFYz6HdxXuD0RM74mykWy0L8N2f4exttrPrltpwA4Cgesy8CmwA VO/6OTCm1ovvZXYjFtjK3ZzGxnpWnbSeVsGHVTEUEoaRijAgx/g9exVDdyjnoIOG37VB qbIhv9C/BLnJSqMlMG27l9PX2SYmbGjLnZ9+1/zxbRxEm8IexKqe3iXYF7p7qpGRz/ks ET54VgE6GrDOcTJufmc5TepXp+tr5rnpAOvLj2QntPoM2nuuXxI05cFBrdSirCAc7PBH PZ+yNuRthAHEK/qa/htAp6pKIt2TohrT+w1zNGp4gIYbNmCn+HFbpHtwIzzZwHUsh9eR Wwug== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y64si11687072edy.434.2019.10.02.07.07.48; Wed, 02 Oct 2019 07:08:22 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728076AbfJBOFw (ORCPT + 99 others); Wed, 2 Oct 2019 10:05:52 -0400 Received: from inva021.nxp.com ([92.121.34.21]:52516 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726435AbfJBOFu (ORCPT ); Wed, 2 Oct 2019 10:05:50 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 83119200141; Wed, 2 Oct 2019 16:05:48 +0200 (CEST) Received: from inva024.eu-rdc02.nxp.com (inva024.eu-rdc02.nxp.com [134.27.226.22]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 750192000AF; Wed, 2 Oct 2019 16:05:48 +0200 (CEST) Received: from fsr-ub1664-121.ea.freescale.net (fsr-ub1664-121.ea.freescale.net [10.171.82.171]) by inva024.eu-rdc02.nxp.com (Postfix) with ESMTP id F2A0B2060C; Wed, 2 Oct 2019 16:05:47 +0200 (CEST) From: Laurentiu Palcu To: Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team Cc: agx@sigxcpu.org, l.stach@pengutronix.de, Laurentiu Palcu , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 5/5] arm64: dts: imx8mq: add DCSS node Date: Wed, 2 Oct 2019 17:04:57 +0300 Message-Id: <1570025100-5634-6-git-send-email-laurentiu.palcu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1570025100-5634-1-git-send-email-laurentiu.palcu@nxp.com> References: <1570025100-5634-1-git-send-email-laurentiu.palcu@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds the node for iMX8MQ Display Controller Subsystem. Signed-off-by: Laurentiu Palcu --- arch/arm64/boot/dts/freescale/imx8mq.dtsi | 25 +++++++++++++++++++++++++ 1 file changed, 25 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mq.dtsi b/arch/arm64/boot/dts/freescale/imx8mq.dtsi index 04115ca..7f4bfb4 100644 --- a/arch/arm64/boot/dts/freescale/imx8mq.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mq.dtsi @@ -938,6 +938,31 @@ interrupt-controller; #interrupt-cells = <1>; }; + + dcss: display-controller@32e00000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "nxp,imx8mq-dcss"; + reg = <0x32e00000 0x2d000>, <0x32e2f000 0x1000>; + interrupts = <6>, <8>, <9>; + interrupt-names = "ctx_ld", "ctxld_kick", "vblank"; + interrupt-parent = <&irqsteer>; + clocks = <&clk IMX8MQ_CLK_DISP_APB_ROOT>, + <&clk IMX8MQ_CLK_DISP_AXI_ROOT>, + <&clk IMX8MQ_CLK_DISP_RTRM_ROOT>, + <&clk IMX8MQ_VIDEO2_PLL_OUT>, + <&clk IMX8MQ_CLK_DISP_DTRC>; + clock-names = "apb", "axi", "rtrm", "pix", "dtrc"; + assigned-clocks = <&clk IMX8MQ_CLK_DISP_AXI>, + <&clk IMX8MQ_CLK_DISP_RTRM>, + <&clk IMX8MQ_VIDEO2_PLL1_REF_SEL>; + assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_800M>, + <&clk IMX8MQ_SYS1_PLL_800M>, + <&clk IMX8MQ_CLK_27M>; + assigned-clock-rates = <800000000>, + <400000000>; + status = "disabled"; + }; }; gpu: gpu@38000000 { -- 2.7.4