Received: by 2002:a5b:505:0:0:0:0:0 with SMTP id o5csp2051242ybp; Sat, 5 Oct 2019 04:48:21 -0700 (PDT) X-Google-Smtp-Source: APXvYqz+tbTr8xdaNFsW9s3iJyCOib1KTY/D9lmK4dtZ9OpoY7el2NEst0soEwM5rYSgn3lqZ+0e X-Received: by 2002:a17:906:b801:: with SMTP id dv1mr8815441ejb.329.1570276101399; Sat, 05 Oct 2019 04:48:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1570276101; cv=none; d=google.com; s=arc-20160816; b=V3bzhzpZS9wAqGxkhlDeqNHz93+bObOnovnn+6587Mz6IvW9ZNVW6EuChtmKZOTZuK qaax3lBcGdT//q+I/ambo7gN53/arI5iGaLAg1aXVTRGyMXYTbAfIN8T02HSLEtM4D8W 8ibt6k8MoWCiMyUhtorZ1sOLAAyoU8rGdIGoAIL/gNysWNcTdOUYD6rnyCtRNcultpTZ qA8xjYp1CxFEjfx9v9cKI8dvYhvKg+dfEscilX5C4Db47dkw1jj8fu8ZjP3LdEr6eZuL DeGlXGqIB4gDGkKneD9J79ecRKjoBtH+9cBMIuvHMdcaot5NhqPFG254H8e0+JochoZE JgPA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=XYOvQYThqrsenaYYEWHwYJBl55vZz4Gt/CR43CVmgiI=; b=FRKcdGz8bGJOfU8cXe4Yjeix5OrUOLbauviMtDu8F0lPyjMkQG1aSkPFV/pXbSI5ZX AA/+qCEozLKtwjHumXcvgAr01wEKkrQG+bTunG1IgjG/hDoYXy7MvL7DU25zt2MWgZ5/ 8ONi957kGb/zVvR+7z5+Ja4NWD4TK9go4rrrsrDL4vJdqavr4CleRwurUtXDM+HngnGw SjnYRLLWDFNd61g3AceDaqULP9vKlEkwTyFeRhQfEyv3yEmRSbhn8QWXU6Je9mW+1+xV Ugtoro2e2R5I7EuauX1WMZx8rKv0G8suIBm4ANdUbQRBCIDPydVqSPg/b866kjMUsCWx wx5A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass (test mode) header.i=@onstation.org header.s=default header.b=jtatPfXS; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o22si3087656ejd.411.2019.10.05.04.47.55; Sat, 05 Oct 2019 04:48:21 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass (test mode) header.i=@onstation.org header.s=default header.b=jtatPfXS; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728117AbfJELqX (ORCPT + 99 others); Sat, 5 Oct 2019 07:46:23 -0400 Received: from onstation.org ([52.200.56.107]:53682 "EHLO onstation.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726198AbfJELqW (ORCPT ); Sat, 5 Oct 2019 07:46:22 -0400 Received: from localhost.localdomain (c-98-239-145-235.hsd1.wv.comcast.net [98.239.145.235]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)) (No client certificate requested) (Authenticated sender: masneyb) by onstation.org (Postfix) with ESMTPSA id 1B3FA3E908; Sat, 5 Oct 2019 11:46:21 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=onstation.org; s=default; t=1570275981; bh=7UxPKfYvF9YC5oNzBjK4nuU5NqyOypj5Ccf17g84yBo=; h=From:To:Cc:Subject:Date:From; b=jtatPfXSKH6+snw7ecvIhGDOju9+fHa5Sd2+CyKVrSm2RtlP9USxUfREKdhdPGtsJ TAZNCtqSodvHJZ8Vm7I9Lor0DsKT9S+h2I8lqxoBeYwgcR1PIMeOFj4WDGMzsSZObl 8zbNQv+9J5m1Zqc7g0RkA5UlVAZAWuZtAJsnBL6w= From: Brian Masney To: bjorn.andersson@linaro.org, georgi.djakov@linaro.org, robh+dt@kernel.org Cc: agross@kernel.org, mark.rutland@arm.com, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, jonathan@marek.ca Subject: [PATCH v2 0/2] interconnect: qcom: add msm8974 support Date: Sat, 5 Oct 2019 07:46:03 -0400 Message-Id: <20191005114605.5279-1-masneyb@onstation.org> X-Mailer: git-send-email 2.21.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Here's a patch series that adds interconnect support for the Qualcomm MSM8974, which is needed so that the GPU can be supported upstream. I didn't include the changes to arch/arm/boot/dts/qcom-msm8974.dtsi since I have some other device tree patches coming. I'll send them all out in a single series once rc4 comes out to avoid any merge conflicts. Here's the necessary nodes that need to be added to that file: #include bimc: interconnect@fc380000 { reg = <0xfc380000 0x6a000>; compatible = "qcom,msm8974-bimc"; #interconnect-cells = <1>; clock-names = "bus", "bus_a"; clocks = <&rpmcc RPM_SMD_BIMC_CLK>, <&rpmcc RPM_SMD_BIMC_A_CLK>; }; cnoc: interconnect@fc480000 { reg = <0xfc480000 0x4000>; compatible = "qcom,msm8974-cnoc"; #interconnect-cells = <1>; clock-names = "bus", "bus_a"; clocks = <&rpmcc RPM_SMD_CNOC_CLK>, <&rpmcc RPM_SMD_CNOC_A_CLK>; }; mmssnoc: interconnect@fc478000 { reg = <0xfc478000 0x4000>; compatible = "qcom,msm8974-mmssnoc"; #interconnect-cells = <1>; clock-names = "bus", "bus_a"; clocks = <&mmcc MMSS_S0_AXI_CLK>, <&mmcc MMSS_S0_AXI_CLK>; }; ocmemnoc: interconnect@fc470000 { reg = <0xfc470000 0x4000>; compatible = "qcom,msm8974-ocmemnoc"; #interconnect-cells = <1>; clock-names = "bus", "bus_a"; clocks = <&rpmcc RPM_SMD_OCMEMGX_CLK>, <&rpmcc RPM_SMD_OCMEMGX_A_CLK>; }; pnoc: interconnect@fc468000 { reg = <0xfc468000 0x4000>; compatible = "qcom,msm8974-pnoc"; #interconnect-cells = <1>; clock-names = "bus", "bus_a"; clocks = <&rpmcc RPM_SMD_PNOC_CLK>, <&rpmcc RPM_SMD_PNOC_A_CLK>; }; snoc: interconnect@fc460000 { reg = <0xfc460000 0x4000>; compatible = "qcom,msm8974-snoc"; #interconnect-cells = <1>; clock-names = "bus", "bus_a"; clocks = <&rpmcc RPM_SMD_SNOC_CLK>, <&rpmcc RPM_SMD_SNOC_A_CLK>; }; Brian Masney (2): dt-bindings: interconnect: qcom: add msm8974 bindings interconnect: qcom: add msm8974 driver .../bindings/interconnect/qcom,msm8974.yaml | 62 ++ drivers/interconnect/qcom/Kconfig | 9 + drivers/interconnect/qcom/Makefile | 2 + drivers/interconnect/qcom/msm8974.c | 784 ++++++++++++++++++ .../dt-bindings/interconnect/qcom,msm8974.h | 146 ++++ 5 files changed, 1003 insertions(+) create mode 100644 Documentation/devicetree/bindings/interconnect/qcom,msm8974.yaml create mode 100644 drivers/interconnect/qcom/msm8974.c create mode 100644 include/dt-bindings/interconnect/qcom,msm8974.h -- 2.21.0