Received: by 2002:a5b:505:0:0:0:0:0 with SMTP id o5csp2316389ybp; Sat, 5 Oct 2019 09:44:13 -0700 (PDT) X-Google-Smtp-Source: APXvYqy9WfBWld1xO8fStv7sUlLxjX8gTZTSBiB8dSh4flTJPK68ttDHUWlJsBql3IPc8qRV15AC X-Received: by 2002:a50:aa8e:: with SMTP id q14mr21402269edc.155.1570293853869; Sat, 05 Oct 2019 09:44:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1570293853; cv=none; d=google.com; s=arc-20160816; b=RHXpIsBm660w0bYlaIb5ac5WrEZrMZUDmChUweaa9+fY37UvEbNfifaTUrHmstlmA/ UhT0L1Omj88ksK4wSC7/sxSGvTjsCBFu4KaiVwCkn4rjujLps4avEq1nn9AFGHr+SWM7 qGVwXaTbAO+kIQu1Q05+hbJnvKW9R65w0LAKwNw6goex23mMPj7BqvWvj+BiICVQi8D3 81MJyLbM3e0+A9i8Ms2leRqF9DiTE6n/doicTtXcyEfpIwOxEhujKetPMyvkQQzbbAkm bU2lmNqSYx2wVztOD5bfd0DvDwa6OmoO/ZkKRuACF98R0XKQRlGb+dbWc5bbAK0MlVGk CtIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:message-id :date:subject:cc:to:from; bh=JIPpG+lfw01RfxwSRWSqhEV5xH3G9nsKMdV1CumkkqQ=; b=x3tSgDg4q5MKWIgWM/pQ+sUpURAKeIRGG6QRowapIVzLpOIMaMWxT7SOAaAEbl5Hq3 9v/LUva7j/wl3A39h75sh3N2ZX0fZFCmJ2Z+RkreilkG91eGfA6XaHOQ5v7KGmMBRA5a J6muWhsPAgoSL5kh8GHFrMHYSGnkozMrDGfdlBl5W5ceOBvr7sSqPiDVx2bsSfZ+NTVC 93AvEKbFdOVaErquq6fy7voD+fyXq/UrQfKweNOzZSoekXpXikYFbjMRFwgVW6152qet QSVo5A1gHOm3MSDtY1FlXf2fqUMeb+featNn76+/wR+Pl5Dup4eZaiTfxLG/558dgXr2 qHPw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=LR5xqBGZ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y10si4634776ejw.76.2019.10.05.09.43.50; Sat, 05 Oct 2019 09:44:13 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=LR5xqBGZ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729417AbfJEQmV (ORCPT + 99 others); Sat, 5 Oct 2019 12:42:21 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:13250 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726285AbfJEQmU (ORCPT ); Sat, 5 Oct 2019 12:42:20 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Sat, 05 Oct 2019 09:42:29 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Sat, 05 Oct 2019 09:42:20 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Sat, 05 Oct 2019 09:42:20 -0700 Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Sat, 5 Oct 2019 16:42:19 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Sat, 5 Oct 2019 16:42:19 +0000 Received: from vidyas-desktop.nvidia.com (Not Verified[10.24.37.38]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Sat, 05 Oct 2019 09:42:19 -0700 From: Vidya Sagar To: , , , , , CC: , , , , , , , , Subject: [PATCH 1/2] PCI: tegra: Fix CLKREQ dependency programming Date: Sat, 5 Oct 2019 22:12:11 +0530 Message-ID: <20191005164212.3646-1-vidyas@nvidia.com> X-Mailer: git-send-email 2.17.1 X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1570293749; bh=JIPpG+lfw01RfxwSRWSqhEV5xH3G9nsKMdV1CumkkqQ=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: X-NVConfidentiality:MIME-Version:Content-Type; b=LR5xqBGZG0ci2+QtPybXX6xRdbtLVG+TU6Tg9fpXjMfxlGmHpxsvoN666vRx064w6 iQ5p+yh7XrHrqiWiq/yTAxfXUkQHTMmq9uj/DhfSj+fiCfSrIbcug3mC7Lpo2XCjtq iilwFW36c0H6TwSNr+1kNwjp6kEiWHlqtzvHHylkhDS5o/UrXkWuYpA81bQ3udJvcQ QtJHUgfCuhcFdo59S8UDKPFAcX6nHLG4e06NofejNeOG+ePPhIboFy5xfHJxw18szD 3jMdhUAwKzQOgkP+NtIHsO0ve4eitHpDvKb1L/BELtsY0Ah3gbRPDZph1TsA01S2Tp +4ORmYKmwvJYA== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Corrects the programming to provide REFCLK to the downstream device when there is no CLKREQ sideband signal routing present from root port to the endpont. Signed-off-by: Vidya Sagar --- drivers/pci/controller/dwc/pcie-tegra194.c | 6 ++---- 1 file changed, 2 insertions(+), 4 deletions(-) diff --git a/drivers/pci/controller/dwc/pcie-tegra194.c b/drivers/pci/controller/dwc/pcie-tegra194.c index f89f5acee72d..cbe95f0ea0ca 100644 --- a/drivers/pci/controller/dwc/pcie-tegra194.c +++ b/drivers/pci/controller/dwc/pcie-tegra194.c @@ -40,8 +40,6 @@ #define APPL_PINMUX_CLKREQ_OVERRIDE BIT(3) #define APPL_PINMUX_CLK_OUTPUT_IN_OVERRIDE_EN BIT(4) #define APPL_PINMUX_CLK_OUTPUT_IN_OVERRIDE BIT(5) -#define APPL_PINMUX_CLKREQ_OUT_OVRD_EN BIT(9) -#define APPL_PINMUX_CLKREQ_OUT_OVRD BIT(10) #define APPL_CTRL 0x4 #define APPL_CTRL_SYS_PRE_DET_STATE BIT(6) @@ -1193,8 +1191,8 @@ static int tegra_pcie_config_controller(struct tegra_pcie_dw *pcie, if (!pcie->supports_clkreq) { val = appl_readl(pcie, APPL_PINMUX); - val |= APPL_PINMUX_CLKREQ_OUT_OVRD_EN; - val |= APPL_PINMUX_CLKREQ_OUT_OVRD; + val |= APPL_PINMUX_CLKREQ_OVERRIDE_EN; + val &= ~APPL_PINMUX_CLKREQ_OVERRIDE; appl_writel(pcie, val, APPL_PINMUX); } -- 2.17.1