Received: by 2002:a5b:505:0:0:0:0:0 with SMTP id o5csp3390045ybp; Sun, 6 Oct 2019 10:52:52 -0700 (PDT) X-Google-Smtp-Source: APXvYqzeMWVeTWAHG06XttpoSqmIxEeF7U4QbkDkJLft1sepunBbk1LEiDA9BvtQq3Hg6fCbRYwr X-Received: by 2002:a17:906:1f12:: with SMTP id w18mr20535387ejj.224.1570384372174; Sun, 06 Oct 2019 10:52:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1570384372; cv=none; d=google.com; s=arc-20160816; b=KcX6a0e0O46UcIxjMuzz0wavdnjC3V6b2F5s//cBn7sUzyjSJxEGBXpVIzY5nAaoBs dX4q1+T7jji24hO06xvKcE6+nUip1OSfeI+/op3vQhYXQ329RGzo+w1TindxX1yDw0+7 eSGsGeVZlpSJfY1eBltATWe8H/F0K+3rlMm/OmUItlDGIXWLfppCEUJIDN4g9IR+MyBB bGy8ky0bjTLQ5csM3BU+Bqkj7kzazGYBje9QzLhzcLw+sLAHDdC/1W9XOotDTxESrs64 w4Tgc3ufeBfjizoh52EVejNkS6JBX6UdsTC5JM8F6X/09VMy/xB/Zzk16T5msxEyVO0X ITbg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=cqEchuS7cTBdxU3zSUy8UFopN3Vx8yhps7ryfnSNsso=; b=QiZIS5rC12HTlk4p6czcWxt8Ok/HGSJt3dDMDA5OmeUsMjhq5A6TXyBauvT/ck/QW1 sZLPxpthQGmPsfg88hq99BkD9mNW7etIR82dx4qzJ1/lzAmqE+bo8vc4GO/E41CXHiC3 ckoemURXZJ1bzcp5FVT9ik9yLnsL523BBw0rJAqfPljGlkYDZmkxeGNrQUiKKlLrq6rS NZSU4c/9VMW38eW9LxWRTgumj+9K8LBgmUm7LMtZy3iSHwY71gWSc1alkPVA+zJ/Eg5U wADnq1tZcb9qex9nAwX9kz8mwNkJT3ZwQuYeKv3aFal0DLOVDfGRZpox+dEpwzDlIaFx jdKA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=dkA2jyqu; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h3si7028041edh.372.2019.10.06.10.52.28; Sun, 06 Oct 2019 10:52:52 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=dkA2jyqu; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731454AbfJFRnJ (ORCPT + 99 others); Sun, 6 Oct 2019 13:43:09 -0400 Received: from mail.kernel.org ([198.145.29.99]:43004 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730184AbfJFRnF (ORCPT ); Sun, 6 Oct 2019 13:43:05 -0400 Received: from localhost (83-86-89-107.cable.dynamic.v4.ziggo.nl [83.86.89.107]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id C2F432080F; Sun, 6 Oct 2019 17:43:03 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1570383784; bh=fDMWIJ2q2yQifpis9eqvA9OLwFuD2uX2kyQjV7oQPDc=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=dkA2jyquem22cWSs/P1dw3ot47v/WBCXZDBJvvyhdPLeUA3aTK+WmQnbW5zU2nhQl lXgTTEhhXcQ+PHsiWKlbBDYOkZDPCGeBPNejnoBoiRLUtkqKUf55AofZAXja6K8yRF 1Z1dG7HPhxFIh+G7f7Lv10U/9I74FpFUSPAjegHQ= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Orion Hodson , Will Deacon , Russell King , Sasha Levin Subject: [PATCH 5.3 095/166] ARM: 8898/1: mm: Dont treat faults reported from cache maintenance as writes Date: Sun, 6 Oct 2019 19:21:01 +0200 Message-Id: <20191006171221.562399005@linuxfoundation.org> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20191006171212.850660298@linuxfoundation.org> References: <20191006171212.850660298@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Will Deacon [ Upstream commit 834020366da9ab3fb87d1eb9a3160eb22dbed63a ] Translation faults arising from cache maintenance instructions are rather unhelpfully reported with an FSR value where the WnR field is set to 1, indicating that the faulting access was a write. Since cache maintenance instructions on 32-bit ARM do not require any particular permissions, this can cause our private 'cacheflush' system call to fail spuriously if a translation fault is generated due to page aging when targetting a read-only VMA. In this situation, we will return -EFAULT to userspace, although this is unfortunately suppressed by the popular '__builtin___clear_cache()' intrinsic provided by GCC, which returns void. Although it's tempting to write this off as a userspace issue, we can actually do a little bit better on CPUs that support LPAE, even if the short-descriptor format is in use. On these CPUs, cache maintenance faults additionally set the CM field in the FSR, which we can use to suppress the write permission checks in the page fault handler and succeed in performing cache maintenance to read-only areas even in the presence of a translation fault. Reported-by: Orion Hodson Signed-off-by: Will Deacon Signed-off-by: Russell King Signed-off-by: Sasha Levin --- arch/arm/mm/fault.c | 4 ++-- arch/arm/mm/fault.h | 1 + 2 files changed, 3 insertions(+), 2 deletions(-) diff --git a/arch/arm/mm/fault.c b/arch/arm/mm/fault.c index 890eeaac3cbba..bd0f4821f7e11 100644 --- a/arch/arm/mm/fault.c +++ b/arch/arm/mm/fault.c @@ -191,7 +191,7 @@ static inline bool access_error(unsigned int fsr, struct vm_area_struct *vma) { unsigned int mask = VM_READ | VM_WRITE | VM_EXEC; - if (fsr & FSR_WRITE) + if ((fsr & FSR_WRITE) && !(fsr & FSR_CM)) mask = VM_WRITE; if (fsr & FSR_LNX_PF) mask = VM_EXEC; @@ -262,7 +262,7 @@ do_page_fault(unsigned long addr, unsigned int fsr, struct pt_regs *regs) if (user_mode(regs)) flags |= FAULT_FLAG_USER; - if (fsr & FSR_WRITE) + if ((fsr & FSR_WRITE) && !(fsr & FSR_CM)) flags |= FAULT_FLAG_WRITE; /* diff --git a/arch/arm/mm/fault.h b/arch/arm/mm/fault.h index c063708fa5032..9ecc2097a87a0 100644 --- a/arch/arm/mm/fault.h +++ b/arch/arm/mm/fault.h @@ -6,6 +6,7 @@ * Fault status register encodings. We steal bit 31 for our own purposes. */ #define FSR_LNX_PF (1 << 31) +#define FSR_CM (1 << 13) #define FSR_WRITE (1 << 11) #define FSR_FS4 (1 << 10) #define FSR_FS3_0 (15) -- 2.20.1