Received: by 2002:a5b:505:0:0:0:0:0 with SMTP id o5csp3397997ybp; Sun, 6 Oct 2019 11:03:17 -0700 (PDT) X-Google-Smtp-Source: APXvYqxdALjaSNU2WpyIpJkS+7YiayJn7ZyRHl5MoEsjkWjF+IP/vMgGsbZqJotHcqz90JVtee36 X-Received: by 2002:a17:906:3298:: with SMTP id 24mr20736322ejw.136.1570384997706; Sun, 06 Oct 2019 11:03:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1570384997; cv=none; d=google.com; s=arc-20160816; b=VoJTcMBw3ocOqHJRhb1rSZlbfe3WRz11pwA3t2Ses+sA30y9KybAzUrPoFgNYTWy6G P2Cy3NlKd4MTxTpAMfLqABeqaj0VAWR1k56R8cPTv28t41UJdxnUOBL8tQdz+CmJyhdK hP/SG55hLJaj6NhWJnbJYsATnszzN+XrZxvrKK+1hjoAA83Jfb/0O6oGgN2QP3ZQuMqh 5LeC5usKw5MhQ4Oi2VnymFLn6KrkjGK/zByPd4sdv2lXSoWkAfGEWhgCTTZT3fyonDk8 nmSJ/0z3y30TGJYIO+8H0k/FQZwDNywbuicIGbqD+vgzXr6W8HBV9ytHP61MiNTbtjfV ZuUA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=dnFuo/WjPmRY9+Ae0wxj3Fx99IFbGvrEIVjaO1W/lio=; b=qSo9qUgeTwuXwWrJn/kGFlxkcJ7gE834GULJK0hOXalVOygiI1wBrCzw3POlLzgZOm 3pcVJTGZtNoyEzpb8rDDGuTzUN248PXkjXRDOVBjqmjhWFzrycE59Iq16sInD4XRs097 3HeFFF8e2mkyWt5FUybuez6uWRiSslRCvotcjgBHHINXb5O1r6mLoC2nsq2PebwF2F4R DwF94fT7MzoPXmNcq5ANjS4Xse4HBRXkLj/9HCkoU5CIF8vZEyyVzhXF2GfuPxyN72Jd PeAKjcxElgZNcckczKB2kCaGsX/hV+C86VLtdT2VbVl/z2Dg2YjZma2lVT/BIZYk4og8 tigw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=agS+mN0T; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j14si7151824eda.181.2019.10.06.11.02.53; Sun, 06 Oct 2019 11:03:17 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=agS+mN0T; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728250AbfJFR0T (ORCPT + 99 others); Sun, 6 Oct 2019 13:26:19 -0400 Received: from mail.kernel.org ([198.145.29.99]:51334 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728236AbfJFR0R (ORCPT ); Sun, 6 Oct 2019 13:26:17 -0400 Received: from localhost (83-86-89-107.cable.dynamic.v4.ziggo.nl [83.86.89.107]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 4EC982077B; Sun, 6 Oct 2019 17:26:15 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1570382775; bh=QAeX3pYl1wm9N0GeIoBGX1XUJSECbBcflCV8F8zifwE=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=agS+mN0T5crT/ZIt5E+k4wSEbeZjzgoe8rB89ntkcCQBMsx/+B2ASbQePuQmA7W+C n/cTONITq2G/vCbWfSrMEvzlvBsHJzHJX+Y99RANJvn9dBChvrCv11VM+SvuEIlb/I wLdKiEbqOanQ44woW8mv46iJvHpHPhETlgKynblw= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Orion Hodson , Will Deacon , Russell King , Sasha Levin Subject: [PATCH 4.14 34/68] ARM: 8898/1: mm: Dont treat faults reported from cache maintenance as writes Date: Sun, 6 Oct 2019 19:21:10 +0200 Message-Id: <20191006171124.524201751@linuxfoundation.org> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20191006171108.150129403@linuxfoundation.org> References: <20191006171108.150129403@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Will Deacon [ Upstream commit 834020366da9ab3fb87d1eb9a3160eb22dbed63a ] Translation faults arising from cache maintenance instructions are rather unhelpfully reported with an FSR value where the WnR field is set to 1, indicating that the faulting access was a write. Since cache maintenance instructions on 32-bit ARM do not require any particular permissions, this can cause our private 'cacheflush' system call to fail spuriously if a translation fault is generated due to page aging when targetting a read-only VMA. In this situation, we will return -EFAULT to userspace, although this is unfortunately suppressed by the popular '__builtin___clear_cache()' intrinsic provided by GCC, which returns void. Although it's tempting to write this off as a userspace issue, we can actually do a little bit better on CPUs that support LPAE, even if the short-descriptor format is in use. On these CPUs, cache maintenance faults additionally set the CM field in the FSR, which we can use to suppress the write permission checks in the page fault handler and succeed in performing cache maintenance to read-only areas even in the presence of a translation fault. Reported-by: Orion Hodson Signed-off-by: Will Deacon Signed-off-by: Russell King Signed-off-by: Sasha Levin --- arch/arm/mm/fault.c | 4 ++-- arch/arm/mm/fault.h | 1 + 2 files changed, 3 insertions(+), 2 deletions(-) diff --git a/arch/arm/mm/fault.c b/arch/arm/mm/fault.c index 49b1b80486358..9bb446cc135d1 100644 --- a/arch/arm/mm/fault.c +++ b/arch/arm/mm/fault.c @@ -215,7 +215,7 @@ static inline bool access_error(unsigned int fsr, struct vm_area_struct *vma) { unsigned int mask = VM_READ | VM_WRITE | VM_EXEC; - if (fsr & FSR_WRITE) + if ((fsr & FSR_WRITE) && !(fsr & FSR_CM)) mask = VM_WRITE; if (fsr & FSR_LNX_PF) mask = VM_EXEC; @@ -285,7 +285,7 @@ do_page_fault(unsigned long addr, unsigned int fsr, struct pt_regs *regs) if (user_mode(regs)) flags |= FAULT_FLAG_USER; - if (fsr & FSR_WRITE) + if ((fsr & FSR_WRITE) && !(fsr & FSR_CM)) flags |= FAULT_FLAG_WRITE; /* diff --git a/arch/arm/mm/fault.h b/arch/arm/mm/fault.h index c063708fa5032..9ecc2097a87a0 100644 --- a/arch/arm/mm/fault.h +++ b/arch/arm/mm/fault.h @@ -6,6 +6,7 @@ * Fault status register encodings. We steal bit 31 for our own purposes. */ #define FSR_LNX_PF (1 << 31) +#define FSR_CM (1 << 13) #define FSR_WRITE (1 << 11) #define FSR_FS4 (1 << 10) #define FSR_FS3_0 (15) -- 2.20.1