Received: by 2002:a5b:505:0:0:0:0:0 with SMTP id o5csp4021991ybp; Mon, 7 Oct 2019 01:47:52 -0700 (PDT) X-Google-Smtp-Source: APXvYqwaa9jniSxJD/tbGmI2il+4bhEJXPFCccw24+tS0MJm6YzZAQgOVnFf72n82syxZfFyfiA+ X-Received: by 2002:a50:c052:: with SMTP id u18mr27859297edd.88.1570438072507; Mon, 07 Oct 2019 01:47:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1570438072; cv=none; d=google.com; s=arc-20160816; b=zg7RjBGfMdAWD7cT5CwyRH1eo3bi3yLykmE9egimjoePUgCnM4aOJNkTqYm4YOs/wn eA4iGLLnLuchgrgr9eDJObl0BmnhxC/lKr2Z0rQOFUgPLAv6SVNzEb3U9tEPSEN+zlqs dOF31nI6c8ZgucB4jfDqJEwfauw68+WHBYmjcZhNYCutFu5giAbU5srpWnTFibshNiHf SxQ/JOmba0HGZapR5HTNvlo72giIxRS4S29aHTT3nFuPoXFw329tEeVBj8i8c5pRdg2n jVfER7KjOn3jDemxTeeAtP4A/NW3YUrN6g4jL7PA5kO0EsNWwQ1iIGICau2ut2toleTV DgCA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date; bh=mdCSHKeno9kF1Bso80NGVxW44616W/44pm2HQx8QpFs=; b=rsYuz7SmRrv19FhBR+HAX7udyNnsRi9C7BY227vtw4R818XRA/COXTJ1RpO0UYnSEZ Lm4EZM5RUe0h7/j6Of9jQsWwFiwuBaR6A4XKiVXVeqabZLp3JMzcwBK5VsembIAhiQ+W yhPnILlESZ3cvVjBi3yj5JAD21NFx9w39t/8KHfb7d6DSVj4MNAZkQ1xlQQQ2Ru19FIm 8Zw6pe+NGCjeKQ2jAZDgEH00O6ZZpp2Xc8B9Y8wDapaM64aQpA8RJniO8Q1KpM7gIaaj pG0UyWplBkhNYO9O8nhNnXkz+47g0kJUKmNTpkhKHCjJITvVhefjdMpZR5n8wcRE2c1U NxSw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z22si5449706eji.413.2019.10.07.01.47.28; Mon, 07 Oct 2019 01:47:52 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727402AbfJGIpH convert rfc822-to-8bit (ORCPT + 99 others); Mon, 7 Oct 2019 04:45:07 -0400 Received: from relay4-d.mail.gandi.net ([217.70.183.196]:42833 "EHLO relay4-d.mail.gandi.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726969AbfJGIpG (ORCPT ); Mon, 7 Oct 2019 04:45:06 -0400 X-Originating-IP: 86.250.200.211 Received: from xps13 (lfbn-1-17395-211.w86-250.abo.wanadoo.fr [86.250.200.211]) (Authenticated sender: miquel.raynal@bootlin.com) by relay4-d.mail.gandi.net (Postfix) with ESMTPSA id B1759E0011; Mon, 7 Oct 2019 08:45:02 +0000 (UTC) Date: Mon, 7 Oct 2019 10:45:01 +0200 From: Miquel Raynal To: Mason Yang Cc: richard@nod.at, marek.vasut@gmail.com, dwmw2@infradead.org, bbrezillon@kernel.org, computersforpeace@gmail.com, vigneshr@ti.com, marcel.ziswiler@toradex.com, juliensu@mxic.com.tw, linux-kernel@vger.kernel.org, frieder.schrempf@kontron.de, gregkh@linuxfoundation.org, linux-mtd@lists.infradead.org, tglx@linutronix.de Subject: Re: [PATCH RFC 3/3] mtd: rawnand: Add support Macronix power down mode Message-ID: <20191007104501.1b4ed8ed@xps13> In-Reply-To: <1568793387-25199-3-git-send-email-masonccyang@mxic.com.tw> References: <1568793387-25199-1-git-send-email-masonccyang@mxic.com.tw> <1568793387-25199-3-git-send-email-masonccyang@mxic.com.tw> Organization: Bootlin X-Mailer: Claws Mail 3.17.3 (GTK+ 2.24.32; x86_64-pc-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8BIT Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Mason, Mason Yang wrote on Wed, 18 Sep 2019 15:56:26 +0800: > Macronix AD series support using power down command to > enter a minimum power consumption state. > > MTD default _suspend/_resume function replacement by > manufacturer postponed initialization. > > Signed-off-by: Mason Yang > --- > drivers/mtd/nand/raw/nand_macronix.c | 78 +++++++++++++++++++++++++++++++++++- > 1 file changed, 77 insertions(+), 1 deletion(-) > > diff --git a/drivers/mtd/nand/raw/nand_macronix.c b/drivers/mtd/nand/raw/nand_macronix.c > index 991c636..99a7b2e 100644 > --- a/drivers/mtd/nand/raw/nand_macronix.c > +++ b/drivers/mtd/nand/raw/nand_macronix.c > @@ -15,6 +15,8 @@ > #define MXIC_BLOCK_PROTECTION_ALL_LOCK 0x38 > #define MXIC_BLOCK_PROTECTION_ALL_UNLOCK 0x0 > > +#define NAND_CMD_POWER_DOWN 0xB9 > + > struct nand_onfi_vendor_macronix { > u8 reserved; > u8 reliability_func; > @@ -78,6 +80,12 @@ static void macronix_nand_onfi_init(struct nand_chip *chip) > "MX30UF4G28AC", > }; > > +static const char * const nand_power_down[] = { > + "MX30LF1G28AD", > + "MX30LF2G28AD", > + "MX30LF4G28AD", > +}; > + > static void macronix_nand_fix_broken_get_timings(struct nand_chip *chip) > { > unsigned int i; > @@ -144,8 +152,64 @@ static int mxic_nand_unlock(struct mtd_info *mtd, loff_t ofs, uint64_t len) > return ret; > } > > +int nand_power_down_op(struct nand_chip *chip) > +{ > + int ret; > + > + if (nand_has_exec_op(chip)) { > + struct nand_op_instr instrs[] = { > + NAND_OP_CMD(NAND_CMD_POWER_DOWN, 0), > + }; > + > + struct nand_operation op = NAND_OPERATION(chip->cur_cs, instrs); > + > + ret = nand_exec_op(chip, &op); > + if (ret) > + return ret; > + > + } else { > + chip->legacy.cmdfunc(chip, NAND_CMD_POWER_DOWN, -1, -1); > + } > + > + return 0; > +} > + > +static int mxic_nand_suspend(struct mtd_info *mtd) > +{ > + struct nand_chip *chip = mtd_to_nand(mtd); > + > + mutex_lock(&chip->lock); > + > + nand_select_target(chip, 0); > + nand_power_down_op(chip); > + nand_deselect_target(chip); > + > + chip->suspend = 1; > + mutex_unlock(&chip->lock); > + > + return 0; > +} > + > +static void mxic_nand_resume(struct mtd_info *mtd) > +{ > + struct nand_chip *chip = mtd_to_nand(mtd); > + > + mutex_lock(&chip->lock); > + // toggle #CS pin to resume NAND device C++ style comments are forbidden in code. > + nand_select_target(chip, 0); On several NAND controllers there is no way to act on the CS line without actually writing bytes to the NAND chip. So basically this is very likely to not work. > + ndelay(20); Is this delay known somewhere? Is this purely experimental? > + nand_deselect_target(chip); > + > + if (chip->suspend) > + chip->suspended = 0; > + else > + pr_err("%s call for a chip which is not in suspended state\n", > + __func__); > + mutex_unlock(&chip->lock); > +} > + > /* > - * Macronix AC series support using SET/GET_FEATURES to change > + * Macronix AC and AD series support using SET/GET_FEATURES to change > * Block Protection and Unprotection. > * > * MTD call-back function replacement by manufacturer postponed > @@ -163,6 +227,18 @@ static void macronix_nand_post_init(struct nand_chip *chip) > } > } > > + for (i = 0; i < ARRAY_SIZE(nand_power_down); i++) { > + if (!strcmp(nand_power_down[i], chip->parameters.model)) { > + blockprotected = 1; > + break; > + } > + } > + > + if (i < ARRAY_SIZE(nand_power_down)) { > + mtd->_suspend = mxic_nand_suspend; > + mtd->_resume = mxic_nand_resume; > + } > + > if (blockprotected && chip->parameters.supports_set_get_features) { > bitmap_set(chip->parameters.set_feature_list, > ONFI_FEATURE_ADDR_MXIC_PROTECTION, 1); Thanks, Miquèl