Received: by 2002:a5b:505:0:0:0:0:0 with SMTP id o5csp4313083ybp; Mon, 7 Oct 2019 06:41:45 -0700 (PDT) X-Google-Smtp-Source: APXvYqzhHYtAOznpTkRXF3LwrLvJHdODQvxByy+Vt2iR07cIdr7h7okbRYFV8yrdLnXQyKJG8oO8 X-Received: by 2002:a50:f78a:: with SMTP id h10mr29083668edn.161.1570455704861; Mon, 07 Oct 2019 06:41:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1570455704; cv=none; d=google.com; s=arc-20160816; b=wUryGiwEE1iQfKdp/jT+WZ7NIOR9Sw0NQ4LdWK/i7oLEqNrAP4MBcZdEt4nnUeeD+Z JB+VfjvedwgS6M+d2fmkfH/OTR+44lbUPSNjcmjGfBNhprlCDUUauI/4QUnkKLQx3hq7 BU5/lcPdf8xEUV5vLx/EPGcRIb3kWtzIuxxQZTVC8nEJ93Uv4Lcpem3EiobF0UXq97qj 60VJHSfiKluNzeW8OD+0zY4JVFEU93YZt3om+h+YNVdCztydOxqAdsInBLZTiN2OLSoH or+mCkJiLhCdwew5uptKnL2ZYdYuO0Lk4wi9irQgf1IecpFGL2hpVCg464nUzLRcOwPJ GZGw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:in-reply-to :mime-version:user-agent:date:message-id:from:cc:references:to :subject; bh=a0DW+Zq/+IsbvQdfLE2U9hRaVeAqcykGWADIP/ka2Go=; b=sMuB8rzNIhSiv3WAbz/O9moLskVWLKg3F7ZhnQR8jKYDeD5PN2n2NX6TQI0s5nkj4Z XZGB/YIjxWlCmHREDV7hH9EpsHfUuwWhmU3DYmCmHVCAS9ADyZUOPdBZla4rfEaGElvS /Wv0gm2UR7w2h2jrtVBki7qhSxdPNqLR7RBVzbASCrkTZl+mNV810t1viMq22SEgMebn XPyWJFiNsmC39mM4L321saEyUKJoyv+Q5/vjtIOMchcsSvqCmpLWIGEFf7OhJhd3CtUp o7si48AN0SS1bxQRgimQEtFR4TlyQABorRon4DGPYrrwRnGC2bOi2H3qWQBLTernPgAk lmrw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x15si8643468eda.53.2019.10.07.06.41.20; Mon, 07 Oct 2019 06:41:44 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727711AbfJGNlB (ORCPT + 99 others); Mon, 7 Oct 2019 09:41:01 -0400 Received: from szxga04-in.huawei.com ([45.249.212.190]:3215 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726334AbfJGNlB (ORCPT ); Mon, 7 Oct 2019 09:41:01 -0400 Received: from DGGEMS414-HUB.china.huawei.com (unknown [172.30.72.60]) by Forcepoint Email with ESMTP id D5907263AB03CEC56409; Mon, 7 Oct 2019 21:40:55 +0800 (CST) Received: from [127.0.0.1] (10.202.227.179) by DGGEMS414-HUB.china.huawei.com (10.3.19.214) with Microsoft SMTP Server id 14.3.439.0; Mon, 7 Oct 2019 21:40:47 +0800 Subject: Re: [PATCH 0/4] HiSilicon hip08 uncore PMU events additions To: Arnaldo Carvalho de Melo References: <1567612484-195727-1-git-send-email-john.garry@huawei.com> <27e693fd-124e-1aa8-3b8a-62301a5a1d10@huawei.com> <20191004143658.GA17687@kernel.org> <20191004143835.GB17687@kernel.org> <969729ce-6246-6fa7-45c9-3dd9cb07059d@huawei.com> <20191004151853.GC17687@kernel.org> <0492ebd9-f867-423d-034c-9fe1c74902e7@huawei.com> <20191004190639.GB5399@kernel.org> CC: Peter Zijlstra , Ingo Molnar , Alexander Shishkin , Jiri Olsa , Namhyung Kim , , , , , , James Clark , Ganapatrao Kulkarni , "William Cohen" , Florian Fainelli From: John Garry Message-ID: <6990f60b-2df4-b20c-2777-090bc4d9b6db@huawei.com> Date: Mon, 7 Oct 2019 14:40:39 +0100 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:45.0) Gecko/20100101 Thunderbird/45.3.0 MIME-Version: 1.0 In-Reply-To: <20191004190639.GB5399@kernel.org> Content-Type: text/plain; charset="windows-1252"; format=flowed Content-Transfer-Encoding: 7bit X-Originating-IP: [10.202.227.179] X-CFilter-Loop: Reflected Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org > >> As an alternative, how about just add a maintainers entry for reviewers per >> arch? As a start, I don't mind being added there for arm64: >> >> --- a/MAINTAINERS >> +++ b/MAINTAINERS >> @@ -12767,6 +12767,10 @@ F: arch/*/events/* >> F: arch/*/events/*/* >> F: tools/perf/ >> >> +PERFORMANCE EVENTS SUBSYSTEM ARM64 PMU EVENTS >> +R: John Garry >> +F: tools/perf/pmu-events/arch/arm64 >> + >> >> Patches per-arch should have some nod/tag from a member of the respective >> list. Or at very least be cc'ed :) > > Another Ok, please send a formal patch, and it would be really nice if > the other ARM folks would... Ack that ;-) :-) And provide extra entries > for the other pmu-events directories or even for specific files, which > is a possibility, right? ok, can do. Will has kindly agreed to have his name added to the MAINTAINERS entry (thanks). Other Cc's from ARM community may also be interested to be included - shout if so. So I'll just include tools/perf/pmu-events/arch/arm64 for now. The code in tools/perf/pmu-events/. should be generic for all architectures, while I'd say tools/perf/arch/arm64 is not strictly related. Thanks, John > > On my side I'll script a bit more and make sure that a post commit hook > warns me if the right tag is not present. > > - Arnaldo > > . >