Received: by 2002:a5b:505:0:0:0:0:0 with SMTP id o5csp4557624ybp; Mon, 7 Oct 2019 10:10:28 -0700 (PDT) X-Google-Smtp-Source: APXvYqyHUnI2uSC2o1k5K2CTS51T+DRbv4Qd1cnsaTmAbE1SEZWCJYvsO4hINFZPZdkYsPP+1Lqs X-Received: by 2002:a17:906:95cf:: with SMTP id n15mr24807568ejy.183.1570468228620; Mon, 07 Oct 2019 10:10:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1570468228; cv=none; d=google.com; s=arc-20160816; b=i3FupsHhN33sWHJ175c9Nncy8TCxl0G16IzknSlvdtbvHhCqTKyBc0iidx30sWcJ5Q YPgtRhyXqHd14W3EnA1jMfw3rPAi0fBoMZHNlbL/rJ18suPNDNFBBBNDgTPfIgnhfiSw ARuAAlBZcy7y6UVlNgJb0wtP0KWWk4uoRCOj5UyJW8vb99nRUVKg+O+8IieGc0ulzqTz 0PJ6b+rc3uhC6dxcTH9FWGcy6Yo4nvX59nMdzw1C8pc6ejNZb8KGJuXIIHWK2xKDX+Dd 0efPjv3wg3LF0W3Ub8U6XeU8YJEMOtcUD6ltpy11OgROH1kt+RzFYqyEk/MQXck/Lf5w QRwA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=Idj1HFx3CDynQBYod3uy5pvc4mjlplFdu18BfYXhwyQ=; b=NhEm5asSlhuyEf4pYfH/f6LkRX4N/TBU5IivRGNtzmBhOa9jyuXC5MQOyxQq05IU8k /yYKZhbomCxE8JeniRGGxdBpBZlTE46XWI2UvLHfGJjLYxXgF0KL2nq+MCanxFwejorN MaMaitYwvjdXamEL1neNpna1zw3v5cEWp9c9Uift2vqeWrXeudxz8mqr7SK6E/7zVAMa 3hH5fVtccJl4g/cLOZcbTvKf4eJc/Q55xY05jsWrf/iPJXQimBn5CwGObR3EHMsfWkqo af3vcu4js4kZ5T7oq6lEEhh1xfxO0qbShw0T3IhGNPsuaYvQ1DehiyWeuEB+zA4UQGnD LbAg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=ATaDT6kB; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m12si7457907ejr.180.2019.10.07.10.10.03; Mon, 07 Oct 2019 10:10:28 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=ATaDT6kB; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729150AbfJGRJo (ORCPT + 99 others); Mon, 7 Oct 2019 13:09:44 -0400 Received: from mail.kernel.org ([198.145.29.99]:44396 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728189AbfJGRJn (ORCPT ); Mon, 7 Oct 2019 13:09:43 -0400 Received: from mail-lj1-f174.google.com (mail-lj1-f174.google.com [209.85.208.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 5F22E2084D; Mon, 7 Oct 2019 17:09:41 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1570468181; bh=sEUyCrkWSJhUAah+kIOaxdt7uVOhlnp+VLGnLHpIjVQ=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=ATaDT6kBWMNjukC/v/xuTue6EoXEpuIRJV2osq04lQ9SO6aes/2hdxPxkHoQlSfE/ Vi3r8BZKZQCx521H+zrpoi4RXtkHoKWQJRsC9wM1m5XRl7DARdZYaGUSXuMZqMhUtR XsKHHvf3LrQpfIG4qAaaeZmaxPTWHFVzEptLQdHM= Received: by mail-lj1-f174.google.com with SMTP id y3so14522354ljj.6; Mon, 07 Oct 2019 10:09:41 -0700 (PDT) X-Gm-Message-State: APjAAAW1dgKuC8cF5XrrS219pddV1cZo/k7VSyaDdGfLNMthT9u9bjZa pNHyZ/g56AwWlu+M4OyzQTQ+js93vAlSdh6txxE= X-Received: by 2002:a2e:a0cd:: with SMTP id f13mr19200320ljm.93.1570468179431; Mon, 07 Oct 2019 10:09:39 -0700 (PDT) MIME-Version: 1.0 References: <5d9a8a3c.1c69fb81.14b6f.10d1@mx.google.com> In-Reply-To: <5d9a8a3c.1c69fb81.14b6f.10d1@mx.google.com> From: Krzysztof Kozlowski Date: Mon, 7 Oct 2019 19:09:27 +0200 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: krzysztof/for-next boot bisection: v5.4-rc1-48-g0bc9c79979ea on peach-pi To: "kernelci.org bot" Cc: Marek Szyprowski , tomeu.vizoso@collabora.com, guillaume.tucker@collabora.com, mgalka@collabora.com, Chanwoo Choi , broonie@kernel.org, matthew.hart@linaro.org, khilman@baylibre.com, enric.balletbo@collabora.com, Kamil Konieczny , devicetree@vger.kernel.org, Kukjin Kim , "linux-kernel@vger.kernel.org" , "linux-samsung-soc@vger.kernel.org" , Rob Herring , Mark Rutland , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 7 Oct 2019 at 02:43, kernelci.org bot wrote: > > * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * > * This automated bisection report was sent to you on the basis * > * that you may be involved with the breaking commit it has * > * found. No manual investigation has been done to verify it, * > * and the root cause of the problem may be somewhere else. * > * * > * If you do send a fix, please include this trailer: * > * Reported-by: "kernelci.org bot" * > * * > * Hope this helps! * > * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * > > krzysztof/for-next boot bisection: v5.4-rc1-48-g0bc9c79979ea on peach-pi > > Summary: > Start: 0bc9c79979ea Merge branch 'for-v5.5/memory-samsung-dmc-dt' into for-next > Details: https://kernelci.org/boot/id/5d9a50af59b5141ce5857c07 > Plain log: https://storage.kernelci.org//krzysztof/for-next/v5.4-rc1-48-g0bc9c79979ea/arm/multi_v7_defconfig/gcc-8/lab-collabora/boot-exynos5800-peach-pi.txt > HTML log: https://storage.kernelci.org//krzysztof/for-next/v5.4-rc1-48-g0bc9c79979ea/arm/multi_v7_defconfig/gcc-8/lab-collabora/boot-exynos5800-peach-pi.html > Result: 0899a480ac65 ARM: dts: exynos: Add initial data for coupled regulators for Exynos5422/5800 Thanks for the report. Marek Szyprowski reported it on last Friday. I dropped the patch as of now as it exposes some deadlock in regulator code. Best regards, Krzysztof > > Checks: > revert: PASS > verify: PASS > > Parameters: > Tree: krzysztof > URL: https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux.git > Branch: for-next > Target: peach-pi > CPU arch: arm > Lab: lab-collabora > Compiler: gcc-8 > Config: multi_v7_defconfig > Test suite: boot > > Breaking commit found: > > ------------------------------------------------------------------------------- > commit 0899a480ac658144b1fa351bb880c2858d43f824 > Author: Marek Szyprowski > Date: Thu Oct 3 12:08:14 2019 +0200 > > ARM: dts: exynos: Add initial data for coupled regulators for Exynos5422/5800 > > Declare Exynos5422/5800 voltage ranges for opp points for big cpu core and > bus wcore and couple their voltage supllies as vdd_arm and vdd_int should > be in 300mV range. > > Signed-off-by: Marek Szyprowski > [k.konieczny: add missing patch description] > Signed-off-by: Kamil Konieczny > Reviewed-by: Chanwoo Choi > Signed-off-by: Krzysztof Kozlowski > > diff --git a/arch/arm/boot/dts/exynos5420.dtsi b/arch/arm/boot/dts/exynos5420.dtsi > index 2c131ad78c09..d08101b1018c 100644 > --- a/arch/arm/boot/dts/exynos5420.dtsi > +++ b/arch/arm/boot/dts/exynos5420.dtsi > @@ -48,62 +48,62 @@ > > opp-1800000000 { > opp-hz = /bits/ 64 <1800000000>; > - opp-microvolt = <1250000>; > + opp-microvolt = <1250000 1250000 1500000>; > clock-latency-ns = <140000>; > }; > opp-1700000000 { > opp-hz = /bits/ 64 <1700000000>; > - opp-microvolt = <1212500>; > + opp-microvolt = <1212500 1212500 1500000>; > clock-latency-ns = <140000>; > }; > opp-1600000000 { > opp-hz = /bits/ 64 <1600000000>; > - opp-microvolt = <1175000>; > + opp-microvolt = <1175000 1175000 1500000>; > clock-latency-ns = <140000>; > }; > opp-1500000000 { > opp-hz = /bits/ 64 <1500000000>; > - opp-microvolt = <1137500>; > + opp-microvolt = <1137500 1137500 1500000>; > clock-latency-ns = <140000>; > }; > opp-1400000000 { > opp-hz = /bits/ 64 <1400000000>; > - opp-microvolt = <1112500>; > + opp-microvolt = <1112500 1112500 1500000>; > clock-latency-ns = <140000>; > }; > opp-1300000000 { > opp-hz = /bits/ 64 <1300000000>; > - opp-microvolt = <1062500>; > + opp-microvolt = <1062500 1062500 1500000>; > clock-latency-ns = <140000>; > }; > opp-1200000000 { > opp-hz = /bits/ 64 <1200000000>; > - opp-microvolt = <1037500>; > + opp-microvolt = <1037500 1037500 1500000>; > clock-latency-ns = <140000>; > }; > opp-1100000000 { > opp-hz = /bits/ 64 <1100000000>; > - opp-microvolt = <1012500>; > + opp-microvolt = <1012500 1012500 1500000>; > clock-latency-ns = <140000>; > }; > opp-1000000000 { > opp-hz = /bits/ 64 <1000000000>; > - opp-microvolt = < 987500>; > + opp-microvolt = < 987500 987500 1500000>; > clock-latency-ns = <140000>; > }; > opp-900000000 { > opp-hz = /bits/ 64 <900000000>; > - opp-microvolt = < 962500>; > + opp-microvolt = < 962500 962500 1500000>; > clock-latency-ns = <140000>; > }; > opp-800000000 { > opp-hz = /bits/ 64 <800000000>; > - opp-microvolt = < 937500>; > + opp-microvolt = < 937500 937500 1500000>; > clock-latency-ns = <140000>; > }; > opp-700000000 { > opp-hz = /bits/ 64 <700000000>; > - opp-microvolt = < 912500>; > + opp-microvolt = < 912500 912500 1500000>; > clock-latency-ns = <140000>; > }; > }; > @@ -1097,23 +1097,23 @@ > > opp00 { > opp-hz = /bits/ 64 <84000000>; > - opp-microvolt = <925000>; > + opp-microvolt = <925000 925000 1400000>; > }; > opp01 { > opp-hz = /bits/ 64 <111000000>; > - opp-microvolt = <950000>; > + opp-microvolt = <950000 950000 1400000>; > }; > opp02 { > opp-hz = /bits/ 64 <222000000>; > - opp-microvolt = <950000>; > + opp-microvolt = <950000 950000 1400000>; > }; > opp03 { > opp-hz = /bits/ 64 <333000000>; > - opp-microvolt = <950000>; > + opp-microvolt = <950000 950000 1400000>; > }; > opp04 { > opp-hz = /bits/ 64 <400000000>; > - opp-microvolt = <987500>; > + opp-microvolt = <987500 987500 1400000>; > }; > }; > > diff --git a/arch/arm/boot/dts/exynos5422-odroid-core.dtsi b/arch/arm/boot/dts/exynos5422-odroid-core.dtsi > index 829147e320e0..9b8de61b0385 100644 > --- a/arch/arm/boot/dts/exynos5422-odroid-core.dtsi > +++ b/arch/arm/boot/dts/exynos5422-odroid-core.dtsi > @@ -524,6 +524,8 @@ > regulator-max-microvolt = <1400000>; > regulator-always-on; > regulator-boot-on; > + regulator-coupled-with = <&buck2_reg>; > + regulator-coupled-max-spread = <300000>; > > regulator-state-mem { > regulator-off-in-suspend; > @@ -544,6 +546,8 @@ > regulator-max-microvolt = <1500000>; > regulator-always-on; > regulator-boot-on; > + regulator-coupled-with = <&buck3_reg>; > + regulator-coupled-max-spread = <300000>; > > regulator-state-mem { > regulator-off-in-suspend; > diff --git a/arch/arm/boot/dts/exynos5800-peach-pi.dts b/arch/arm/boot/dts/exynos5800-peach-pi.dts > index 60ca3d685247..c1e38139ce4f 100644 > --- a/arch/arm/boot/dts/exynos5800-peach-pi.dts > +++ b/arch/arm/boot/dts/exynos5800-peach-pi.dts > @@ -257,6 +257,8 @@ > regulator-always-on; > regulator-boot-on; > regulator-ramp-delay = <12500>; > + regulator-coupled-with = <&buck3_reg>; > + regulator-coupled-max-spread = <300000>; > regulator-state-mem { > regulator-off-in-suspend; > }; > @@ -269,6 +271,8 @@ > regulator-always-on; > regulator-boot-on; > regulator-ramp-delay = <12500>; > + regulator-coupled-with = <&buck2_reg>; > + regulator-coupled-max-spread = <300000>; > regulator-state-mem { > regulator-off-in-suspend; > }; > diff --git a/arch/arm/boot/dts/exynos5800.dtsi b/arch/arm/boot/dts/exynos5800.dtsi > index de639eecc5c9..27789f5f9798 100644 > --- a/arch/arm/boot/dts/exynos5800.dtsi > +++ b/arch/arm/boot/dts/exynos5800.dtsi > @@ -22,61 +22,61 @@ > > &cluster_a15_opp_table { > opp-1700000000 { > - opp-microvolt = <1250000>; > + opp-microvolt = <1250000 1250000 1500000>; > }; > opp-1600000000 { > - opp-microvolt = <1250000>; > + opp-microvolt = <1250000 1250000 1500000>; > }; > opp-1500000000 { > - opp-microvolt = <1100000>; > + opp-microvolt = <1100000 1100000 1500000>; > }; > opp-1400000000 { > - opp-microvolt = <1100000>; > + opp-microvolt = <1100000 1100000 1500000>; > }; > opp-1300000000 { > - opp-microvolt = <1100000>; > + opp-microvolt = <1100000 1100000 1500000>; > }; > opp-1200000000 { > - opp-microvolt = <1000000>; > + opp-microvolt = <1000000 1000000 1500000>; > }; > opp-1100000000 { > - opp-microvolt = <1000000>; > + opp-microvolt = <1000000 1000000 1500000>; > }; > opp-1000000000 { > - opp-microvolt = <1000000>; > + opp-microvolt = <1000000 1000000 1500000>; > }; > opp-900000000 { > - opp-microvolt = <1000000>; > + opp-microvolt = <1000000 1000000 1500000>; > }; > opp-800000000 { > - opp-microvolt = <900000>; > + opp-microvolt = <900000 900000 1500000>; > }; > opp-700000000 { > - opp-microvolt = <900000>; > + opp-microvolt = <900000 900000 1500000>; > }; > opp-600000000 { > opp-hz = /bits/ 64 <600000000>; > - opp-microvolt = <900000>; > + opp-microvolt = <900000 900000 1500000>; > clock-latency-ns = <140000>; > }; > opp-500000000 { > opp-hz = /bits/ 64 <500000000>; > - opp-microvolt = <900000>; > + opp-microvolt = <900000 900000 1500000>; > clock-latency-ns = <140000>; > }; > opp-400000000 { > opp-hz = /bits/ 64 <400000000>; > - opp-microvolt = <900000>; > + opp-microvolt = <900000 900000 1500000>; > clock-latency-ns = <140000>; > }; > opp-300000000 { > opp-hz = /bits/ 64 <300000000>; > - opp-microvolt = <900000>; > + opp-microvolt = <900000 900000 1500000>; > clock-latency-ns = <140000>; > }; > opp-200000000 { > opp-hz = /bits/ 64 <200000000>; > - opp-microvolt = <900000>; > + opp-microvolt = <900000 900000 1500000>; > clock-latency-ns = <140000>; > }; > }; > ------------------------------------------------------------------------------- > > > Git bisection log: > > ------------------------------------------------------------------------------- > git bisect start > # good: [2924a93b4c2b1934c0ec59d28f46814a83259f11] Merge branch 'for-v5.5/memory-samsung-dmc-dt' into for-next > git bisect good 2924a93b4c2b1934c0ec59d28f46814a83259f11 > # bad: [0bc9c79979ea0b607a0751968840483fd296f6ef] Merge branch 'for-v5.5/memory-samsung-dmc-dt' into for-next > git bisect bad 0bc9c79979ea0b607a0751968840483fd296f6ef > # bad: [0899a480ac658144b1fa351bb880c2858d43f824] ARM: dts: exynos: Add initial data for coupled regulators for Exynos5422/5800 > git bisect bad 0899a480ac658144b1fa351bb880c2858d43f824 > # good: [56c126e87e2980d5e2ca5d77b28899f8521af9d7] ARM: dts: exynos: Rename SysRAM node to "sram" > git bisect good 56c126e87e2980d5e2ca5d77b28899f8521af9d7 > # first bad commit: [0899a480ac658144b1fa351bb880c2858d43f824] ARM: dts: exynos: Add initial data for coupled regulators for Exynos5422/5800 > -------------------------------------------------------------------------------