Received: by 2002:a5b:505:0:0:0:0:0 with SMTP id o5csp5382533ybp; Tue, 8 Oct 2019 01:51:50 -0700 (PDT) X-Google-Smtp-Source: APXvYqwLx1pANfDAYDV0F6mnXLWLjtTsS4ODSMQ+kPrbW2SXgJYgt8/B1yct6Oe90uRBchB48VfB X-Received: by 2002:a17:906:4a17:: with SMTP id w23mr19145248eju.324.1570524709986; Tue, 08 Oct 2019 01:51:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1570524709; cv=none; d=google.com; s=arc-20160816; b=Cj05HL0jGkWyNVpYUQntJZXfVQjH2w49/0wH6sTxJmCMzZfWN70n51dqMV9gH6YWwO A680QsgAEbkt6rNrDWnrWrFAJojwn4FO/LYNAfWhz0oTcsjEX0zAdEghQyarseli/Mpf 3IQStGlZ+orVGTKNxmYWsMb8R13MgyyoCSxJ6U/SnueI86E37NDJMcRGi9x0tkGTjbcM HZ5bk9v8GlI1aFQVInTiwOsgA1BFVdIBhZqxDMmtKst1x73oTgTammGvQULHRDo9qJ9x S9xRB5Kz/H4KzdrTUO43qwIswfAOLBSO9RaCYAkkTIUyfddQqAcNrmy3bKIThx7S28XZ QHSg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=K6fXvayoT/0JQAnO8JireTg/DDPpQs4385ScaipWey8=; b=MYDOl4QhdfNsQTSfSjOJ2ASPJY4ysFbdz4lZFJyr1tUvBM/Lq4jDoHqLxDvzqsLFhM S9XQ6F06WyY+Pwwmvf3q9EWGizE3xEI8XU78dTdBd6djG8BRqQH7vNO6dxDM0/D8hMLv yAWaq9C44jhMoMbJ1fRDC9SNqpUAhhGZXdGbKjlsK3eTE4Dka+1jV4RzsAIeZFhys/ge hnWNzKzTH0XCE6+4DKaRAjcwpz3PE+3GF7lta0pVf/FEXF1f0eML7+2DYZ8CPJVlw6LW S092uvHwS2zqmOG8LlepcNy4U+7JagK1MvcbPoWdvmcPYh/0wLO4YJFvTrGrW9e2FUbS YGUg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v5si9932001edm.313.2019.10.08.01.51.25; Tue, 08 Oct 2019 01:51:49 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730360AbfJHIsw (ORCPT + 99 others); Tue, 8 Oct 2019 04:48:52 -0400 Received: from mga01.intel.com ([192.55.52.88]:11201 "EHLO mga01.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729949AbfJHIsw (ORCPT ); Tue, 8 Oct 2019 04:48:52 -0400 X-Amp-Result: UNKNOWN X-Amp-Original-Verdict: FILE UNKNOWN X-Amp-File-Uploaded: False Received: from fmsmga002.fm.intel.com ([10.253.24.26]) by fmsmga101.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 08 Oct 2019 01:48:51 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.67,270,1566889200"; d="scan'208";a="223175721" Received: from unknown (HELO localhost) ([10.239.159.128]) by fmsmga002.fm.intel.com with ESMTP; 08 Oct 2019 01:48:50 -0700 Date: Tue, 8 Oct 2019 16:50:49 +0800 From: Yang Weijiang To: Jim Mattson Cc: Yang Weijiang , kvm list , LKML , Paolo Bonzini , Sean Christopherson , "Michael S. Tsirkin" , Radim =?utf-8?B?S3LEjW3DocWZ?= Subject: Re: [PATCH v7 0/7] Introduce support for Guest CET feature Message-ID: <20191008085049.GA21631@local-michael-cet-test> References: <20190927021927.23057-1-weijiang.yang@intel.com> <20191003130145.GA25798@local-michael-cet-test.sh.intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.11.3 (2019-02-01) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Oct 03, 2019 at 09:33:45AM -0700, Jim Mattson wrote: > On Thu, Oct 3, 2019 at 5:59 AM Yang Weijiang wrote: > > > > On Wed, Oct 02, 2019 at 03:40:20PM -0700, Jim Mattson wrote: > > > On Thu, Sep 26, 2019 at 7:17 PM Yang Weijiang wrote: > > > > > > > > Control-flow Enforcement Technology (CET) provides protection against > > > > Return/Jump-Oriented Programming (ROP/JOP) attack. It includes two > > > > sub-features: Shadow Stack (SHSTK) and Indirect Branch Tracking (IBT). > > > > > > > > KVM modification is required to support Guest CET feature. > > > > This patch serial implemented CET related CPUID/XSAVES enumeration, MSRs > > > > and VMEntry configuration etc.so that Guest kernel can setup CET > > > > runtime infrastructure based on them. Some MSRs and related feature > > > > flags used in the patches reference the definitions in kernel patch. > > > > > > I am still trying to make my way through the 358 page (!) spec for > > > this feature, but I already have some questions/comments about this > > > series: > > > > > > 1. Does CET "just work" with shadow paging? Shadow paging knows > > > nothing about "shadow-stack pages," and it's not clear to me how > > > shadow-stack pages will interact with dirty tracking. > > > 2. I see non-trivial changes to task switch under CET. Does > > > emulator_do_task_switch need to be updated? > > > 3. What about all of the emulator routines that emulate control > > > transfers (e.g. em_jmp_{far,abs}, em_call_(near_abs,far}, > > > em_ret_{far,far_imm,near_imm}, etc)? Don't these have to be modified > > > to work correctly when CR4.CET is set? > > > 4. You don't use the new "enable supervisor shadow stack control" bit > > > in the EPTP. I assume that this is entirely optional, right? > > > 5. I think the easiest way to handle the nested issue (rather than > > > your explicit check for vmxon when setting CR4.CET when the vCPU is in > > > VMX operation) is just to leave CR4.CET out of IA32_VMX_CR4_FIXED1 > > > (which is already the case). > > > 6. The function, exception_class(), in x86.c, should be updated to > > > categorize #CP as contributory. > > > 7. The function, x86_exception_has_error_code(), in x86.h, should be > > > updated to include #CP. > > > 8. There appear to be multiple changes to SMM that you haven't > > > implemented (e.g saving/restoring the SSP registers in/from SMRAM. > > > > > > CET is quite complex. Without any tests, I don't see how you can have > > > any confidence in the correctness of this patch series. > > Thanks Jim for the detailed comments. > > > > I missed adding test platform and > > result introduction in cover letter. This serial of patch has passed CET > > test in guest on Intel x86 emulator platform and develop machine. > > Some feature mentioned in the spec. has not been implemented yet. e.g., > > "supervisor shadow stack control". > > What I should have said is that I'd like to see kvm-unit-tests to > exercise the new functionality, even if no one outside Intel can run > them yet. > OK, let me figure out how to test it either in unit-test or selftest. Thank you! > > CET feature itself is complex, most of the enabling work is > > inside kernel, the role of KVM is to expose CET related CPUID and MSRs > > etc. to guest, and make guest take over control of the MSRs directly so that > > CET can work efficiently for guest. There're QEMU patches for CET too. > > > > I'll review your comments carefully, thank you again!