Received: by 2002:a5b:505:0:0:0:0:0 with SMTP id o5csp5803930ybp; Tue, 8 Oct 2019 08:32:33 -0700 (PDT) X-Google-Smtp-Source: APXvYqw3LIL/bK87VrzUxIlzFfYEGiAExqekIWQ2DeD+krvvfRBxZT49tTjbgV7yohXSkpQ3Qgao X-Received: by 2002:a17:907:20a2:: with SMTP id pw2mr29193855ejb.163.1570548753458; Tue, 08 Oct 2019 08:32:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1570548753; cv=none; d=google.com; s=arc-20160816; b=HI41jk4Cp9vSqwXBPwRe454cHYosbevAE1qEUY3dx1ZsPQib3U2ZMzlbCbr7+0oVZi QoMfwT9tma4GRmm+J052twD5v7xr8G9etlX1yw1879iQtkiemCdEY4ffU+qeur5Keqtm 44Ab5s3tIXe3F2X8+kN9FkpQz54b6hQ0pcKWbqzSlmrSrAoX8ChLlDWziI53TiHGaNJh IqpaBg2IhxytTEiUFHKETavc+y5KngsChjIbl+8eFQE6oX36VYKfPjZaB0pBVDUn3DG1 2kbNJYCIIRJMs83gfiKb3mxvB/+YlX6rKODSSVKkxOKrDyfjBw5nNW7dIs0NPTW9uJPE 4dDA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=0S4jlC9nXl95BiC16z+ms8kIpxITL2FeppS7XmFbKfA=; b=tCb+hafd3UOczOb7igNKHWhqIpAi/gRPRz5UTTGHIgM20AK4vy8PJaaKDUErLwESbG h51N3lB2Oro5j+zta9Q6oDvwjEtO/HJVCYpObwXrXpMvBXATcS9llHt5AVoNzhtPCpzY ExAffYrhnOgntk5a/FLJBB/nPYS6pMAPyFW21WpLxflJ41JcyRW1WNjbs5VGe+sIhtmY vPgDP9rfSjsHbaCV9crYKIGuc0kI4EDmDPRVMCJ6TaJZeC50770u8RCEE3oDKzNmC6mh CQYbpxP05z80Ky9OarfUIWHtHf90EtA50aSWZQmLsHi7HP9LoFk7smI9hz5cVyhGy5CB yqPQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h15si9524327ejx.211.2019.10.08.08.32.09; Tue, 08 Oct 2019 08:32:33 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726291AbfJHPcF (ORCPT + 99 others); Tue, 8 Oct 2019 11:32:05 -0400 Received: from foss.arm.com ([217.140.110.172]:39410 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725939AbfJHPcF (ORCPT ); Tue, 8 Oct 2019 11:32:05 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 8BC121570; Tue, 8 Oct 2019 08:32:04 -0700 (PDT) Received: from dawn-kernel.cambridge.arm.com (unknown [10.1.197.116]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id A0E883F68E; Tue, 8 Oct 2019 08:32:02 -0700 (PDT) Subject: Re: [PATCH v10 1/3] arm64: cpufeature: introduce helper cpu_has_hw_af() To: "Justin He (Arm Technology China)" , Marc Zyngier , Will Deacon Cc: Mark Rutland , "Kaly Xin (Arm Technology China)" , Catalin Marinas , "linux-kernel@vger.kernel.org" , Matthew Wilcox , "linux-mm@kvack.org" , James Morse , "linux-arm-kernel@lists.infradead.org" , Punit Agrawal , "hejianet@gmail.com" , Thomas Gleixner , Andrew Morton , "Kirill A. Shutemov" References: <20190930015740.84362-1-justin.he@arm.com> <20190930015740.84362-2-justin.he@arm.com> <20191001125446.gknoofnm7az4wqf5@willie-the-truck> <20191001141848.762296bd@why> From: Suzuki K Poulose Message-ID: Date: Tue, 8 Oct 2019 16:32:01 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.1.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=gbk; format=flowed Content-Language: en-US Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 08/10/2019 02:12, Justin He (Arm Technology China) wrote: > Hi Will and Marc > Sorry for the late response, just came back from a vacation. > >> -----Original Message----- >> From: Marc Zyngier >> Sent: 2019??10??1?? 21:19 >> To: Will Deacon >> Cc: Justin He (Arm Technology China) ; Catalin >> Marinas ; Mark Rutland >> ; James Morse ; >> Matthew Wilcox ; Kirill A. Shutemov >> ; linux-arm-kernel@lists.infradead.org; >> linux-kernel@vger.kernel.org; linux-mm@kvack.org; Punit Agrawal >> ; Thomas Gleixner ; >> Andrew Morton ; hejianet@gmail.com; Kaly >> Xin (Arm Technology China) >> Subject: Re: [PATCH v10 1/3] arm64: cpufeature: introduce helper >> cpu_has_hw_af() >> >> On Tue, 1 Oct 2019 13:54:47 +0100 >> Will Deacon wrote: >> >>> On Mon, Sep 30, 2019 at 09:57:38AM +0800, Jia He wrote: >>>> We unconditionally set the HW_AFDBM capability and only enable it on >>>> CPUs which really have the feature. But sometimes we need to know >>>> whether this cpu has the capability of HW AF. So decouple AF from >>>> DBM by new helper cpu_has_hw_af(). >>>> >>>> Signed-off-by: Jia He >>>> Suggested-by: Suzuki Poulose >>>> Reviewed-by: Catalin Marinas >>>> --- >>>> arch/arm64/include/asm/cpufeature.h | 10 ++++++++++ >>>> 1 file changed, 10 insertions(+) >>>> >>>> diff --git a/arch/arm64/include/asm/cpufeature.h >> b/arch/arm64/include/asm/cpufeature.h >>>> index 9cde5d2e768f..949bc7c85030 100644 >>>> --- a/arch/arm64/include/asm/cpufeature.h >>>> +++ b/arch/arm64/include/asm/cpufeature.h >>>> @@ -659,6 +659,16 @@ static inline u32 >> id_aa64mmfr0_parange_to_phys_shift(int parange) >>>> default: return CONFIG_ARM64_PA_BITS; >>>> } >>>> } >>>> + >>>> +/* Check whether hardware update of the Access flag is supported */ >>>> +static inline bool cpu_has_hw_af(void) >>>> +{ >>>> + if (IS_ENABLED(CONFIG_ARM64_HW_AFDBM)) >>>> + return read_cpuid(ID_AA64MMFR1_EL1) & 0xf; >>> >>> 0xf? I think we should have a mask in sysreg.h for this constant. >> >> We don't have the mask, but we certainly have the shift. >> >> GENMASK(ID_AA64MMFR1_HADBS_SHIFT + 3, >> ID_AA64MMFR1_HADBS_SHIFT) is a bit >> of a mouthful though. Ideally, we'd have a helper for that. >> > Ok, I will implement the helper if there isn't so far. > And then replace the 0xf with it. Or could we simpl reuse existing cpuid_feature_extract_unsigned_field() ? u64 mmfr1 = read_cpuid(ID_AA64MMFR1_EL1); return cpuid_feature_extract_unsigned_field(mmfr1, ID_AA64MMFR1_HADBS_SHIFT) ? Cheers Suzuki