Received: by 2002:a5b:505:0:0:0:0:0 with SMTP id o5csp2000249ybp; Thu, 10 Oct 2019 00:22:41 -0700 (PDT) X-Google-Smtp-Source: APXvYqx0lvcP1vqbDppzpqiJ8y/wlq3pBXIfzF7mvlxfxEvLMsCdJrDX6cwIlVLOLticfy+5tNcs X-Received: by 2002:a50:ee92:: with SMTP id f18mr6958109edr.56.1570692161225; Thu, 10 Oct 2019 00:22:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1570692161; cv=none; d=google.com; s=arc-20160816; b=wjFFtowdjAKuAZTyUH832J6hmClJGguRD9lsgJQIyCj1CvTLisg6akL1rTOgwHAsvg 2p1EGbJTeLEajCttmtq6elKXrdFvHKc7zN8BHjJdnb+uLxO3qnkX60zRRRA6ItGupQx2 cfgw4ejXRigmDbxxtAYXAFbfhTkZYItvXcukiPS4zZKtTyzMJrEuM69m3vnc0KyE9Jd8 dOSoglsabKGgUmKdyiu1xrTOR+/QRKeA2i5O4/hQpLMxzWrf2eL/+WjG3AliQHFo2j+f RcDH3YGLtqc9F2Pb/vVJWb+NsrZ/yHWJLSvnVbCNkQOnHc0D/KSfE0DV5ErHFtaiTyD8 hLKw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date; bh=tciC1LU1whg/vA/hxgd7k7/PuzXKFLfh/+y8u30uTuQ=; b=ymMlSr4+zKcoFK7FEJ7vztGaOwACh7GqtsSe6IvvaeqX50lFLnik2A4nxPGhH9PDMH pxFgQq8bi8oHrCUGLD7mnyJEUHl8RwXsiYsIWuZ2RRr/tRr49DJru5LDMfDqKnIUbq7v dp3G104MKTp7+yJDG0RJKTvUO/nw7G9pARgi35TztO/MZswc6t4RHEe5BM4sUx7tAuqr CNfVk63p44I6XBXCLrfrsWg87hu7kCWXKtQQYajWG9O1fSj6as/ZRdcTP2OD6PEHXVxP VjTpy+6b7d4PRq4z/LqSp7/05FBakQMpcBGS0vswVAOz3sfV6gdLxalyiZT52rApt5yB t7cg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p40si3423975eda.334.2019.10.10.00.22.18; Thu, 10 Oct 2019 00:22:41 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1733092AbfJJHWJ (ORCPT + 99 others); Thu, 10 Oct 2019 03:22:09 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:44634 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1733012AbfJJHVW (ORCPT ); Thu, 10 Oct 2019 03:21:22 -0400 Received: from dhcp-172-31-174-146.wireless.concordia.ca (unknown [IPv6:2a01:e0a:2c:6930:5cf4:84a1:2763:fe0d]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) (Authenticated sender: bbrezillon) by bhuna.collabora.co.uk (Postfix) with ESMTPSA id 46710290786; Thu, 10 Oct 2019 08:21:20 +0100 (BST) Date: Thu, 10 Oct 2019 09:21:17 +0200 From: Boris Brezillon To: Cc: , , , , , linux-aspeed@lists.ozlabs.org, andrew@aj.id.au, richard@nod.at, linux-kernel@vger.kernel.org, vz@mleia.com, linux-mediatek@lists.infradead.org, joel@jms.id.au, miquel.raynal@bootlin.com, matthias.bgg@gmail.com, computersforpeace@gmail.com, dwmw2@infradead.org, linux-arm-kernel@lists.infradead.org Subject: Re: [PATCH v2 08/22] mtd: spi-nor: Rework write_enable/disable() Message-ID: <20191010092117.4c5018a8@dhcp-172-31-174-146.wireless.concordia.ca> In-Reply-To: <20190924074533.6618-9-tudor.ambarus@microchip.com> References: <20190924074533.6618-1-tudor.ambarus@microchip.com> <20190924074533.6618-9-tudor.ambarus@microchip.com> Organization: Collabora X-Mailer: Claws Mail 3.17.3 (GTK+ 2.24.32; x86_64-redhat-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, 24 Sep 2019 07:46:18 +0000 wrote: > From: Tudor Ambarus > > static int write_enable(struct spi_nor *nor) > static int write_disable(struct spi_nor *nor) > become > static int spi_nor_write_enable(struct spi_nor *nor) > static int spi_nor_write_disable(struct spi_nor *nor) > > Check for errors after each call to them. Move them up in the > file as the first SPI NOR Register Operations, to avoid further > forward declarations. Same here, split that in 3 patches please. > > Signed-off-by: Tudor Ambarus > --- > drivers/mtd/spi-nor/spi-nor.c | 175 +++++++++++++++++++++++++++++------------- > 1 file changed, 120 insertions(+), 55 deletions(-) > > diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c > index 0fb124bd2e77..0aee068a5835 100644 > --- a/drivers/mtd/spi-nor/spi-nor.c > +++ b/drivers/mtd/spi-nor/spi-nor.c > @@ -389,6 +389,64 @@ static ssize_t spi_nor_write_data(struct spi_nor *nor, loff_t to, size_t len, > } > > /** > + * spi_nor_write_enable() - Set write enable latch with Write Enable command. > + * @nor: pointer to 'struct spi_nor' > + * > + * Return: 0 on success, -errno otherwise. > + */ > +static int spi_nor_write_enable(struct spi_nor *nor) > +{ > + int ret; > + > + if (nor->spimem) { > + struct spi_mem_op op = > + SPI_MEM_OP(SPI_MEM_OP_CMD(SPINOR_OP_WREN, 1), > + SPI_MEM_OP_NO_ADDR, > + SPI_MEM_OP_NO_DUMMY, > + SPI_MEM_OP_NO_DATA); > + > + ret = spi_mem_exec_op(nor->spimem, &op); > + } else { > + ret = nor->controller_ops->write_reg(nor, SPINOR_OP_WREN, > + NULL, 0); > + } > + > + if (ret) > + dev_err(nor->dev, "error %d on Write Enable\n", ret); Do we really need these error messages? I mean, if there's an error it should be propagated to the upper layer, so maybe we should use dev_dbg() here. > + > + return ret; > +} > +