Received: by 2002:a5b:505:0:0:0:0:0 with SMTP id o5csp963175ybp; Fri, 11 Oct 2019 07:06:27 -0700 (PDT) X-Google-Smtp-Source: APXvYqzy+IQx0aG9kayvcKBHsoITkjREZRLZsCbMDJri8WV/8+JKGGv887CWg0/506ZDu6uGifnM X-Received: by 2002:a17:906:184e:: with SMTP id w14mr13890974eje.10.1570802787286; Fri, 11 Oct 2019 07:06:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1570802787; cv=none; d=google.com; s=arc-20160816; b=RjfsVTbyFuMCZIyMufMMwEMfhdUfRAKKB0KSDmRB7IWGin1MYJXi6mAdpYwnA1Npwq 6CY+Kkeqr+YYyonlvo5cySXp2KyNTHBqoyQoFA9BK6hItjkPyf8BjqZakdsCrLWj/PfL 4Mb5CEi7Mn6GzsfQi5F5yGNl9TU5mci6YajzxLIdHLAiaUVJlqeREry8CMbe4zN3SMP7 nG0B2GKjQeoQjtKVAMnL00oxT1WW1Ob2BwSw/AU4OmkARyL03U8S/lhOxiJc1HtzBl2/ GZp3/VY4UtD3Nu/IHfMG+0CzJL4eXmAhNhMH96UrlDqFLRMpTF6cVUNM3DD7Rsbaulxw MURg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=Qn5aFd2HVDlFPaJf/8ibkjRYXsR+9F43fhoUK4LTDXA=; b=ebJNlc27C++TYMGGz3YBCWUoQQoRIhYR+CEtuNnRzpMzmbbsl9H9/f78SEBT79eBPC vtnU9uVMxMH24SMh2YXseVfYGf9BTSxXrN3hbIczbjlVlzcrIxko98ufqAiJrLFNdqW1 mXMHPY02wjgxH1AZCOXKBeunTwf6B0tX/YPXxKpn8nB/MhjuVW9BS7o14EpLv32BclMp lsls2g5tf8QcKwNelJpffU5wX6PFg/2XMjBtAu50jKy/7hcFQRE+eaTro4iuACbM7Y4d L6B4K5dD4RhgWms+MHBxKikKIP+Tk7Ci4WXOYolP7sR6ReNu1xBV6gInyuV9/SfrnN9K bHvg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=VB1+1CFO; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id dd8si5424841ejb.36.2019.10.11.07.06.02; Fri, 11 Oct 2019 07:06:27 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=VB1+1CFO; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728248AbfJKOFS (ORCPT + 99 others); Fri, 11 Oct 2019 10:05:18 -0400 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:56762 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1727950AbfJKOFR (ORCPT ); Fri, 11 Oct 2019 10:05:17 -0400 Received: from pps.filterd (m0046661.ppops.net [127.0.0.1]) by mx08-00178001.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id x9BE10P4032018; Fri, 11 Oct 2019 16:05:03 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=st.com; h=from : to : cc : subject : date : message-id : mime-version : content-type; s=STMicroelectronics; bh=Qn5aFd2HVDlFPaJf/8ibkjRYXsR+9F43fhoUK4LTDXA=; b=VB1+1CFORogfEpYP7u+ZAdtbfhLJgn+Cjz8PKuwSMIYaAHeFCfONEnxOxA2dJ7wQxt8L +w8SuHVSTip9ePKFuFME50ii8MZU2OoOuoKuvK7iDqqFWGMSkA4CKQydXUSCB+wFDCCH fVDU2f/8FttnmHE9sWZ4ygAxRpdLzgL+HSCeOJEhgfrDY2h95fgk7nOwQIMVEqe5n7Aj As00dShZy8FqGQr98HNM8Y1Y5dKOyI4JegSAILhD5qoZAXWoCBSKiYvR4W7AcpgehU9x gf7g5/nzXsZFevTakp7GdF87uhFiIASCqzslWuI/QQooiLMl1LqT9bo1fOLxoZ/GXK5s EA== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2vej2ptntt-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 11 Oct 2019 16:05:03 +0200 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id AE77F10002A; Fri, 11 Oct 2019 16:05:02 +0200 (CEST) Received: from Webmail-eu.st.com (sfhdag6node2.st.com [10.75.127.17]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 801CC22251F; Fri, 11 Oct 2019 16:05:02 +0200 (CEST) Received: from localhost (10.75.127.51) by SFHDAG6NODE2.st.com (10.75.127.17) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 11 Oct 2019 16:05:02 +0200 From: Pascal Paillet To: , , , , , , , CC: Subject: [PATCH 0/4] update regulator configuration for stm32mp157 boards Date: Fri, 11 Oct 2019 16:04:41 +0200 Message-ID: <20191011140445.32288-1-p.paillet@st.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.75.127.51] X-ClientProxiedBy: SFHDAG7NODE2.st.com (10.75.127.20) To SFHDAG6NODE2.st.com (10.75.127.17) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.95,1.0.8 definitions=2019-10-11_08:2019-10-10,2019-10-11 signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The goal of this patch-set is to - add support of PWR blok regulators on the stm32mp157 boards - undapte various regulator configurations Pascal Paillet (4): ARM: dts: stm32: add PWR regulators support on stm32mp157 ARM: dts: stm32: change default minimal buck1 value on stm32mp157 ARM: dts: stm32: Fix active discharge usage on stm32mp157 ARM: dts: stm32: disable active-discharge for vbus_otg on stm32mp157a-avenger96 arch/arm/boot/dts/stm32mp157a-avenger96.dts | 8 +++++-- arch/arm/boot/dts/stm32mp157a-dk1.dts | 9 ++++++-- arch/arm/boot/dts/stm32mp157c-dk2.dts | 8 ------- arch/arm/boot/dts/stm32mp157c-ed1.dts | 25 ++++++--------------- arch/arm/boot/dts/stm32mp157c.dtsi | 23 +++++++++++++++++++ 5 files changed, 43 insertions(+), 30 deletions(-) -- 2.17.1