Received: by 2002:a5b:505:0:0:0:0:0 with SMTP id o5csp1422125ybp; Fri, 11 Oct 2019 14:06:06 -0700 (PDT) X-Google-Smtp-Source: APXvYqyqU4r3adFPJDMYypz1s+im9nFdW8kLFeg3JDjgtN/GXIkqPPQVDO11/tYLocwB9jNj1LMy X-Received: by 2002:a17:906:7e0c:: with SMTP id e12mr15927197ejr.20.1570827966217; Fri, 11 Oct 2019 14:06:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1570827966; cv=none; d=google.com; s=arc-20160816; b=mid7GIFnsPSNGRU6Wst5sRUW/QqckqLOrEh6xz5JpD2ZyQH3jDQGxJBR4i1nLwef1S 0WxBtzrzBf4biSMkrH1FT0RGshEGfydhiEi+0Kjc5OCLewA+zcXpDKT7e1FnJE1A3iY/ YBZJUVzqkRplr+nLipBq64F6f2PG4EVUBafVxBaAYNb2COryWlMGnt+anch6nXj3WeBU 6GxI6yw6uWS/J8uiORT3k4ZejPYIr/1PJ23GqtR1eQBfHWqLYhYoue+ZFdnFw0a3oNTG 5NyJDMrgsg4B9guVIgITL1k74C0ZbTbI5eLwJ9ARpsrq4thBluQkmCFhsg2CPMpEZ136 G2NA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=r5z1PSBgdgyQOytDnCk9ConnRnIEa9FCO7qAX4IBOjg=; b=WTxdPq3mdtHf++vi/2UXB/nTIG0gbfP/nskwMo7hyNYy+VyUw7staQG5muAof1s9Gt 3oJlbNbiG/MQlFnd8kcbzdsABZlvqcGWRcrUnsKrJjEQwSPo3JVxek3ZcarjJU6zhJOk GRWuym6AXr0VxMOyFCos+BMlNbkcxiRL1+fI5pOsyST7vN60R3tLLHGSgHHyasPeCcN2 1WnLppk6p74v9onTrZZdHv/hFrYv3DhC3/kuqn01Pe9W3uaYFKO8SlAvi4VoWipXGKiF oS6QAV2dgITOV0kijJjivFuVkR6gYF331lKcxDoUvexnfCvmc7YfrFItqszD+nYM+EI0 VUjA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=RDGhG8ow; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c9si5734474eds.211.2019.10.11.14.05.42; Fri, 11 Oct 2019 14:06:06 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=RDGhG8ow; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728741AbfJKUvr (ORCPT + 99 others); Fri, 11 Oct 2019 16:51:47 -0400 Received: from mail-oi1-f193.google.com ([209.85.167.193]:34522 "EHLO mail-oi1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726354AbfJKUvm (ORCPT ); Fri, 11 Oct 2019 16:51:42 -0400 Received: by mail-oi1-f193.google.com with SMTP id 83so9159330oii.1; Fri, 11 Oct 2019 13:51:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=r5z1PSBgdgyQOytDnCk9ConnRnIEa9FCO7qAX4IBOjg=; b=RDGhG8owlXsoL03QMeN5jBq6JJRYMBuK+egZZHJVunrHi5kz9/E9YRG+RNVHQ8NV3L 8rGq+MCK7Nglr4Cr5vbgRkXqbRlrKLicGCggW4TEOIXXalXf4RIPGlmT++t/PvRcuZED l126oit/gj7S4dsYhUz8miGUfIib2+B3rVszsYDIsRvLjHkPGmV/ehhJ5cP2FXPXophy 2bJCw5yW+2G8Sa9348HYYg/5kdd9pCyakYcZXeoRw43EF22VNZhg8hq45xghI9zTZbN/ eO5YOnUSCFUBpVsIu1EyiFnl+EHMIb166O2FtGD/lgiTIaWIfmYI0/lWa2IYdpJyHR8J xWoA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=r5z1PSBgdgyQOytDnCk9ConnRnIEa9FCO7qAX4IBOjg=; b=qVZyxipH4wSufXLCWo9bTqc/xp4ZaDtsOGVfSK4jlJclD5w+eQkzE4lHffMW/LbAfx I+k10lBuSTI39XTTTRdmxFAPxr+gJR9I8qI514NfEy6D0gX/+Ne4RMqo4IqD+AREkp1Q v72aURWAixos2vUcCUw14tRw9OvxC7q00kr9azZkfZ7mSXq77jLqaCgFqjEk4RDznert 2oTdHEj4ag46CPjaskCL3yeZot7tURAf9uNb5bcWbGuWhACtlEUG4GgSm6SCv74LoqTL eQY3vlEc6LRkoD1EZ5Fo3iM9EirtqZpziW1r1A4W3eiJHKw+TdE/s0PleYBTB0icqyHi rAqQ== X-Gm-Message-State: APjAAAWwEYCkx4CDSwFGF1OSUnT8e816ATZ6AI7z2lFT6/Jt7YwHxCun 9jrylHyr4FkGCqLk6yt9xw0= X-Received: by 2002:aca:be89:: with SMTP id o131mr13366092oif.151.1570827101213; Fri, 11 Oct 2019 13:51:41 -0700 (PDT) Received: from localhost.localdomain ([143.166.81.254]) by smtp.gmail.com with ESMTPSA id i5sm2900875otk.10.2019.10.11.13.51.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 11 Oct 2019 13:51:40 -0700 (PDT) From: Stuart Hayes To: Bjorn Helgaas Cc: Austin Bolen , keith.busch@intel.com, Alexandru Gagniuc , "Rafael J . Wysocki" , Mika Westerberg , Andy Shevchenko , "Gustavo A . R . Silva" , Sinan Kaya , Oza Pawandeep , linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, lukas@wunner.de Subject: [PATCH v2 1/3] PCI: pciehp: Add support for disabling in-band presence Date: Fri, 11 Oct 2019 16:51:25 -0400 Message-Id: <20191011205127.4884-2-stuart.w.hayes@gmail.com> X-Mailer: git-send-email 2.18.1 In-Reply-To: <20191011205127.4884-1-stuart.w.hayes@gmail.com> References: <20191011205127.4884-1-stuart.w.hayes@gmail.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Alexandru Gagniuc The presence detect state (PDS) is normally a logical or of in-band and out-of-band presence. As of PCIe 4.0, there is the option to disable in-band presence so that the PDS bit always reflects the state of the out-of-band presence. The recommendation of the PCIe spec is to disable in-band presence whenever supported. Signed-off-by: Alexandru Gagniuc --- drivers/pci/hotplug/pciehp.h | 1 + drivers/pci/hotplug/pciehp_hpc.c | 9 ++++++++- include/uapi/linux/pci_regs.h | 2 ++ 3 files changed, 11 insertions(+), 1 deletion(-) diff --git a/drivers/pci/hotplug/pciehp.h b/drivers/pci/hotplug/pciehp.h index 654c972b8ea0..27e4cd6529b0 100644 --- a/drivers/pci/hotplug/pciehp.h +++ b/drivers/pci/hotplug/pciehp.h @@ -83,6 +83,7 @@ struct controller { struct pcie_device *pcie; u32 slot_cap; /* capabilities and quirks */ + unsigned int inband_presence_disabled:1; u16 slot_ctrl; /* control register access */ struct mutex ctrl_lock; diff --git a/drivers/pci/hotplug/pciehp_hpc.c b/drivers/pci/hotplug/pciehp_hpc.c index 1a522c1c4177..dc109d521f30 100644 --- a/drivers/pci/hotplug/pciehp_hpc.c +++ b/drivers/pci/hotplug/pciehp_hpc.c @@ -811,7 +811,7 @@ static inline void dbg_ctrl(struct controller *ctrl) struct controller *pcie_init(struct pcie_device *dev) { struct controller *ctrl; - u32 slot_cap, link_cap; + u32 slot_cap, slot_cap2, link_cap; u8 poweron; struct pci_dev *pdev = dev->port; struct pci_bus *subordinate = pdev->subordinate; @@ -869,6 +869,13 @@ struct controller *pcie_init(struct pcie_device *dev) FLAG(link_cap, PCI_EXP_LNKCAP_DLLLARC), pdev->broken_cmd_compl ? " (with Cmd Compl erratum)" : ""); + pcie_capability_read_dword(pdev, PCI_EXP_SLTCAP2, &slot_cap2); + if (slot_cap2 & PCI_EXP_SLTCAP2_IBPD) { + pcie_write_cmd_nowait(ctrl, PCI_EXP_SLTCTL_IBPD_DISABLE, + PCI_EXP_SLTCTL_IBPD_DISABLE); + ctrl->inband_presence_disabled = 1; + } + /* * If empty slot's power status is on, turn power off. The IRQ isn't * requested yet, so avoid triggering a notification with this command. diff --git a/include/uapi/linux/pci_regs.h b/include/uapi/linux/pci_regs.h index 29d6e93fd15e..ea1cf9546e4d 100644 --- a/include/uapi/linux/pci_regs.h +++ b/include/uapi/linux/pci_regs.h @@ -604,6 +604,7 @@ #define PCI_EXP_SLTCTL_PWR_OFF 0x0400 /* Power Off */ #define PCI_EXP_SLTCTL_EIC 0x0800 /* Electromechanical Interlock Control */ #define PCI_EXP_SLTCTL_DLLSCE 0x1000 /* Data Link Layer State Changed Enable */ +#define PCI_EXP_SLTCTL_IBPD_DISABLE 0x4000 /* In-band PD disable */ #define PCI_EXP_SLTSTA 26 /* Slot Status */ #define PCI_EXP_SLTSTA_ABP 0x0001 /* Attention Button Pressed */ #define PCI_EXP_SLTSTA_PFD 0x0002 /* Power Fault Detected */ @@ -676,6 +677,7 @@ #define PCI_EXP_LNKSTA2 50 /* Link Status 2 */ #define PCI_CAP_EXP_ENDPOINT_SIZEOF_V2 52 /* v2 endpoints with link end here */ #define PCI_EXP_SLTCAP2 52 /* Slot Capabilities 2 */ +#define PCI_EXP_SLTCAP2_IBPD 0x0001 /* In-band PD Disable Supported */ #define PCI_EXP_SLTCTL2 56 /* Slot Control 2 */ #define PCI_EXP_SLTSTA2 58 /* Slot Status 2 */ -- 2.18.1