Received: by 2002:a5b:505:0:0:0:0:0 with SMTP id o5csp7276160ybp; Wed, 16 Oct 2019 06:29:46 -0700 (PDT) X-Google-Smtp-Source: APXvYqwCAE17RorwmgcuvkWd2+iG8mM0QTp/cVfFZCTjc9C2xDfSXL8pcvCH+TITRJJUpjnOwV5n X-Received: by 2002:a50:c2c2:: with SMTP id u2mr39988330edf.133.1571232586546; Wed, 16 Oct 2019 06:29:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1571232586; cv=none; d=google.com; s=arc-20160816; b=0zuMJ6DEOojZAEXm3sqbaVFiexp3YyoY8hi2Pzke0JE3eTR7ZcDKTNE0pFTbzZRA4U xEHoNO/xIIWllRrKIr9IH+TxWTYcqRK4KWpldGaM4fEWEXmc16j8keGGxg4ZY8cdI9RQ Q0GrrzOcx7rdL5jV4hjSzhvXpH9ncuNS+UEik57Rtu/azOywL9mi/a8usMtGd+2ZuSAw dybW8Kh3iXok+5cyZcTaByfpjTDm4P6HetexfuO/SfJNsnJt4Tb70fmDUZvn333rmKF9 3DPqGFRMoul5pmejhYAkxf9JfebjLzqOBnxZE11eHj1OnKmTjLWvaNf7GU/5jcIdIIaW TLmw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=f+cbAAT/Sf2rErLhd62NV0+wHrRpwzDTpuV1QL+WgT0=; b=twpiW2LZug8DOKMNStVUE8iPt5KghIFwVmzhLEdAKVdYGj1Ls3ZF3DfM8LGnAYI3Cg IGXwZ8p9wfgUgRlbCfRWbwVh2WJH1HqkoIoY8hWzYxcfJZG4SDtq6CCY42uJ0F7sC8dN OShRWKWZLAitWAwZZFe/3u+7WGJ1KZdFBdVBqKLa4tu0VOYuPfRiK+XAx+4FvLPDhR46 0cLabiRR1v9N+nIy2SKgJDiEoOVOmcgQZrsB71gc3fOhv65RnU6DoRfL6s9rxser0ci3 ej9JOX3Nno12v8ieig+C1/fxOwawc/ycxU3s1T5WvyDX+wO6cNF4nuK2ODOdfbo41paj vlWQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="WkQCEGe/"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f29si15907922ejj.110.2019.10.16.06.29.22; Wed, 16 Oct 2019 06:29:46 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="WkQCEGe/"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2391882AbfJPJIx (ORCPT + 99 others); Wed, 16 Oct 2019 05:08:53 -0400 Received: from mail-vs1-f65.google.com ([209.85.217.65]:37058 "EHLO mail-vs1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389980AbfJPJIx (ORCPT ); Wed, 16 Oct 2019 05:08:53 -0400 Received: by mail-vs1-f65.google.com with SMTP id p13so15114650vsr.4 for ; Wed, 16 Oct 2019 02:08:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=f+cbAAT/Sf2rErLhd62NV0+wHrRpwzDTpuV1QL+WgT0=; b=WkQCEGe/JAlMlgRGB7nm+sPGEBKCVm2NHJCVmMGXfIYgzeKUN3my5cJrAPT2mNJVkb fpEN30qA5FLHU5uCRa0DaQr2t6p3BpsDX7lgLuldrPYzWo7TX7WyhiEemNZWiMpWAl6D S3LkJwnFcv+UrH/tOvfu2o4TPqWrUh9Zbv0hZrp8uL4K1mIKneqUwLhV+Jslu423nKSH TMsl0r4WiGv/koqvQRiM49mFdqg31ufBtMedL4v9eLtp2a1WkTf5UaX8UXKbLsdJhbOg AvpE37hKsWvyZpkCGedlDeYcXFROMfTaGrUX2fgkhK4Bgn0019hnDfwJZ8k2UA25ivTK SlGA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=f+cbAAT/Sf2rErLhd62NV0+wHrRpwzDTpuV1QL+WgT0=; b=sBAy2P4q/79yUfP79Uv6zQfvC3OQb6UdqStNS71pc7KyB7CEbDr1uAzG+q1VdSsaAn aZCvZMmfCv6ou85brs7+weObv/D1YuC4hB9ssxqWzZS+1vrBiiTFtsNUHbg6Q5ckkKsM MWgc4ARBp7qlipXHAc55WdEeHkrdVYgZPwfPU/U+fUXyJ9FSPS0sc3aQO/S59RsrlwX7 pNzuEJ7zoZWL6noB85rAxPGOiroWEri55GbSWBbumGfG85yD5R4fV+4+DXDAvZkRVofc 24ShJwew0WdxVEcgV0ZR7i8rAWSo5XBUNJ9E1RFuO+zwEBupgU5mR+0I5U2TgN6QWfwa z6Lw== X-Gm-Message-State: APjAAAV0oK2TFjRSYmJ4HeMthtgHes8syiPZ5pzj+mhFzWNj4u1qqd16 /Z39UQuEcuJCAf6hjNE5UkcB79PgLKGs31DPhFzeTg== X-Received: by 2002:a67:df0d:: with SMTP id s13mr4375026vsk.95.1571216930772; Wed, 16 Oct 2019 02:08:50 -0700 (PDT) MIME-Version: 1.0 References: <20191004090114.30694-1-glaroque@baylibre.com> <20191004090114.30694-7-glaroque@baylibre.com> In-Reply-To: <20191004090114.30694-7-glaroque@baylibre.com> From: Amit Kucheria Date: Wed, 16 Oct 2019 14:38:39 +0530 Message-ID: Subject: Re: [PATCH v7 6/7] arm64: dts: amlogic: g12b: add cooling properties To: Guillaume La Roque Cc: Zhang Rui , Eduardo Valentin , Daniel Lezcano , Linux PM list , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , LKML , lakml , linux-amlogic@lists.infradead.org Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Oct 4, 2019 at 2:31 PM Guillaume La Roque wrote: > > Add missing #colling-cells field for G12B SoC > Add cooling-map for passive and hot trip point > > Tested-by: Christian Hewitt > Tested-by: Kevin Hilman > Reviewed-by: Neil Armstrong > Signed-off-by: Guillaume La Roque Reviewed-by: Amit Kucheria > --- > arch/arm64/boot/dts/amlogic/meson-g12b.dtsi | 29 +++++++++++++++++++++ > 1 file changed, 29 insertions(+) > > diff --git a/arch/arm64/boot/dts/amlogic/meson-g12b.dtsi b/arch/arm64/boot/dts/amlogic/meson-g12b.dtsi > index 98ae8a7c8b41..4bb89bce758f 100644 > --- a/arch/arm64/boot/dts/amlogic/meson-g12b.dtsi > +++ b/arch/arm64/boot/dts/amlogic/meson-g12b.dtsi > @@ -49,6 +49,7 @@ > reg = <0x0 0x0>; > enable-method = "psci"; > next-level-cache = <&l2>; > + #cooling-cells = <2>; > }; > > cpu1: cpu@1 { > @@ -57,6 +58,7 @@ > reg = <0x0 0x1>; > enable-method = "psci"; > next-level-cache = <&l2>; > + #cooling-cells = <2>; > }; > > cpu100: cpu@100 { > @@ -65,6 +67,7 @@ > reg = <0x0 0x100>; > enable-method = "psci"; > next-level-cache = <&l2>; > + #cooling-cells = <2>; > }; > > cpu101: cpu@101 { > @@ -73,6 +76,7 @@ > reg = <0x0 0x101>; > enable-method = "psci"; > next-level-cache = <&l2>; > + #cooling-cells = <2>; > }; > > cpu102: cpu@102 { > @@ -81,6 +85,7 @@ > reg = <0x0 0x102>; > enable-method = "psci"; > next-level-cache = <&l2>; > + #cooling-cells = <2>; > }; > > cpu103: cpu@103 { > @@ -89,6 +94,7 @@ > reg = <0x0 0x103>; > enable-method = "psci"; > next-level-cache = <&l2>; > + #cooling-cells = <2>; > }; > > l2: l2-cache0 { > @@ -219,3 +225,26 @@ > &sd_emmc_a { > amlogic,dram-access-quirk; > }; > + > +&cpu_thermal { > + cooling-maps { > + map0 { > + trip = <&cpu_passive>; > + cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, > + <&cpu1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, > + <&cpu100 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, > + <&cpu101 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, > + <&cpu102 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, > + <&cpu103 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; > + }; > + map1 { > + trip = <&cpu_hot>; > + cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, > + <&cpu1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, > + <&cpu100 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, > + <&cpu101 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, > + <&cpu102 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, > + <&cpu103 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; > + }; > + }; > +}; > -- > 2.17.1 >