Received: by 2002:a5b:505:0:0:0:0:0 with SMTP id o5csp7425352ybp; Wed, 16 Oct 2019 08:28:12 -0700 (PDT) X-Google-Smtp-Source: APXvYqybXnVBjBory3R0vcAcpDzfgGl5CgFXBPL2ijbHx1soJSjOtyQq8AO39iCZT0Ffyg3f3gxL X-Received: by 2002:a05:6402:2d2:: with SMTP id b18mr39635640edx.264.1571239692448; Wed, 16 Oct 2019 08:28:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1571239692; cv=none; d=google.com; s=arc-20160816; b=YtOnYs8Sti552DYHOAk+ZU2MBbdhfRC12GkaLNIzStRC4e4wRXBQpHYL9i59Ssik2S EtIHIAYidq90mDwgCA5KXFzDe2u+efedzw61IsPvpmo33paI/SbBygPWyOmI5zcDjRVP JVo/ja+yTJtiy9WZnWgoN+Hk5VDSRTxIsAx0OOkQFVYyY3Xa72FlNn8rEWSVhj+raxuG np6pTSrcagHDN4sw8r0/qQoCw6bmQ2gYHtDLwcguT3ziEqNS9rS2hEfly+gJ+RWoYKXh jjQKOrCXssuB6OiZC71Nn07Lt5hd03VHUACH62lu7CZuKTNr9d2nBc14mY695kbRdcLS Fz0A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=Dxyt+ZOiCiHKtL/UeQs81zIxekX5q0wpGSVddf2x5d8=; b=gLh+MMu+NwnPVvSdoX/X9YKN4YSydzD8Fh2BrojAZj4BaqjVxyu23kz+F9GU3oE5FF /LEMK7Q3+wtK+mzimvvdL4F3YiL3ChvufnF0nVoIJGFA021ox6hD1gHC0Kf1sNL5uZYD dLmzcz9clwuSNASbA44wPT/fJULoCHVQo3jOFvx4xo4jQ2KWC3l1vJUEjTXRpeoVzX3Q Jzx8/3OObjBZVIJijjuZaI01dl1WjnRndJET6K04jXEbG+n19+OXBXMFByJoK8MwPEDS mN5jCsVjqUTGWAh8nyugA3XSPu7RJa0TSHI6hz+k6ZhjTiBiyTk1wV/ZVnTbW6poF+Ii C5XQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@lunn.ch header.s=20171124 header.b=fosF19Oy; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ox10si15713531ejb.325.2019.10.16.08.27.48; Wed, 16 Oct 2019 08:28:12 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@lunn.ch header.s=20171124 header.b=fosF19Oy; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2392954AbfJPMWE (ORCPT + 99 others); Wed, 16 Oct 2019 08:22:04 -0400 Received: from vps0.lunn.ch ([185.16.172.187]:48228 "EHLO vps0.lunn.ch" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2387581AbfJPMWD (ORCPT ); Wed, 16 Oct 2019 08:22:03 -0400 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lunn.ch; s=20171124; h=In-Reply-To:Content-Type:MIME-Version:References:Message-ID: Subject:Cc:To:From:Date:Sender:Reply-To:Content-Transfer-Encoding:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Id:List-Help:List-Unsubscribe:List-Subscribe: List-Post:List-Owner:List-Archive; bh=Dxyt+ZOiCiHKtL/UeQs81zIxekX5q0wpGSVddf2x5d8=; b=fosF19Oy801w1a4Ztm9zgHINtT S281NvrHjvUVd/K6p+PV/3v12HcPstTEIZDXwqBifAivm5nvtVd34RAQeNPGfDPUlvANwSetLsOEW DCo8UpWRW94TXRzURLaTvXuvxuBH1nv/B95XpGYsRVucfGHIaZXx7DWtGKqV9+cO3JOY=; Received: from andrew by vps0.lunn.ch with local (Exim 4.92.2) (envelope-from ) id 1iKiJM-0007Hy-Ba; Wed, 16 Oct 2019 14:21:52 +0200 Date: Wed, 16 Oct 2019 14:21:52 +0200 From: Andrew Lunn To: Oleksij Rempel Cc: Chris Snook , Florian Fainelli , James Hogan , Jay Cliburn , Mark Rutland , Paul Burton , Ralf Baechle , Rob Herring , Russell King , Vivien Didelot , Pengutronix Kernel Team , "David S. Miller" , netdev@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-mips@vger.kernel.org Subject: Re: [PATCH v1 2/4] dt-bindings: net: dsa: qca,ar9331 switch documentation Message-ID: <20191016122152.GE4780@lunn.ch> References: <20191014061549.3669-1-o.rempel@pengutronix.de> <20191014061549.3669-3-o.rempel@pengutronix.de> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20191014061549.3669-3-o.rempel@pengutronix.de> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Oct 14, 2019 at 08:15:47AM +0200, Oleksij Rempel wrote: > Atheros AR9331 has built-in 5 port switch. The switch can be configured > to use all 5 or 4 ports. One of built-in PHYs can be used by first built-in > ethernet controller or to be used directly by the switch over second ethernet > controller. > > Signed-off-by: Oleksij Rempel > --- > .../devicetree/bindings/net/dsa/ar9331.txt | 155 ++++++++++++++++++ > 1 file changed, 155 insertions(+) > create mode 100644 Documentation/devicetree/bindings/net/dsa/ar9331.txt > > diff --git a/Documentation/devicetree/bindings/net/dsa/ar9331.txt b/Documentation/devicetree/bindings/net/dsa/ar9331.txt > new file mode 100644 > index 000000000000..b0f95fd19584 > --- /dev/null > +++ b/Documentation/devicetree/bindings/net/dsa/ar9331.txt > @@ -0,0 +1,155 @@ > +Atheros AR9331 built-in switch > +============================= > + > +It is a switch built-in to Atheros AR9331 WiSoC and addressable over internal > +MDIO bus. All PHYs are build-in as well. > + > +Required properties: > + > + - compatible: should be: "qca,ar9331-switch" > + - reg: Address on the MII bus for the switch. > + - resets : Must contain an entry for each entry in reset-names. > + - reset-names : Must include the following entries: "switch" > + - interrupt-parent: Phandle to the parent interrupt controller > + - interrupts: IRQ line for the switch > + - interrupt-controller: Indicates the switch is itself an interrupt > + controller. This is used for the PHY interrupts. > + - #interrupt-cells: must be 1 > + - mdio: Container of PHY and devices on the switches MDIO bus. > + > +See Documentation/devicetree/bindings/net/dsa/dsa.txt for a list of additional > +required and optional properties. > +Examples: > + > +eth0: ethernet@19000000 { > + compatible = "qca,ar9330-eth"; > + reg = <0x19000000 0x200>; > + interrupts = <4>; > + > + resets = <&rst 9>, <&rst 22>; > + reset-names = "mac", "mdio"; > + clocks = <&pll ATH79_CLK_AHB>, <&pll ATH79_CLK_AHB>; > + clock-names = "eth", "mdio"; > + > + phy-mode = "mii"; > + phy-handle = <&phy_port4>; This does not seem like a valid example. If phy_port4 is listed here, i would expect switch_port 5 to be totally missing? > +}; > + > +eth1: ethernet@1a000000 { > + compatible = "qca,ar9330-eth"; > + reg = <0x1a000000 0x200>; > + interrupts = <5>; > + resets = <&rst 13>, <&rst 23>; > + reset-names = "mac", "mdio"; > + clocks = <&pll ATH79_CLK_AHB>, <&pll ATH79_CLK_AHB>; > + clock-names = "eth", "mdio"; > + > + phy-mode = "gmii"; > + phy-handle = <&switch_port0>; > + > + fixed-link { > + speed = <1000>; > + full-duplex; > + }; You also cannot have both a fixed-link and a phy-handle. > + > + mdio { > + #address-cells = <1>; > + #size-cells = <0>; > + > + switch10: switch@10 { > + #address-cells = <1>; > + #size-cells = <0>; > + > + compatible = "qca,ar9331-switch"; > + reg = <16>; Maybe don't mix up hex and decimal? switch16: switch@16. Andrew