Received: by 2002:a25:d7c1:0:0:0:0:0 with SMTP id o184csp918022ybg; Fri, 18 Oct 2019 09:14:55 -0700 (PDT) X-Google-Smtp-Source: APXvYqy8AmtPxgTO2R2fkl7+JNPyll+RdFqYbyKFszJA8pNcPErNg+qSzmZaD1hhR73XdjPYrfUo X-Received: by 2002:a05:6402:2c5:: with SMTP id b5mr10685288edx.45.1571415295389; Fri, 18 Oct 2019 09:14:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1571415295; cv=none; d=google.com; s=arc-20160816; b=iaxeD7sodY3wsoqGpUw0Pvo0Qr0UxKdRPd+lo4eJibBqOQHLj8nwEr4h/+WMJHO70v aiMvNaABpMv5T4P/IVVnPLd8p/mgXOOcPubkTyajIXjEKxRLJINWDyzpwQSoehrIU+in J2gtvn1JzZ/3ccGEFWYPbUoVKWRNWbuD5G+v+Dm3KvvN2oSF8eJssmWyLhYWlxRMq/nw U8f6Sn62lJGkvs/sypx9fxj6DH1qQUlSBJaUKqffraweHjPSvNt1xNqelZnKRUAG3Y/t LxxbBk+aTgTaBGobGWNa0LoJ8bKFDhqXuQ17Sjre62M43awNk8ShKRY3ksrbbh0CSyoN 5weg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:references:cc:to:from:subject:dkim-signature; bh=C776Kapi3cWTibCH4Brb0rSRcF7BNdlCJgOlAUvhd1c=; b=ZgyB18fWBwWo6oTeU0yrAO3+1dxIGMmnVk9NnwuYMY+TtSMnD6RS3DKG0lhEjgtPTO 6KUJygWKmSr1HTh44+dxFwH4UJaiRlSBpCCecX2W+7gkhpio57N0b1JPYcNzzUbdP1Kf DTVrKxj7/NuUjTbrPgMWaEnppfp6waUH/vIN2pJYXudJ0wGuYNB6d9N82zpNkholL8qS GBATfdP3hf0m+xdIvuBjX+QPd54KQEVow2YvnMRhEBbYvSM17kCp9C+ca4ule3PJ+Z4Q xu5YYYW4YyeRf/T5bqK24w5TAj1giQ4KNuZ7Kd3ac3jJRl9kWAMiCCnh6d+Hb//b15iB 7U0w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=PaZ8FAXM; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o32si4445361edb.63.2019.10.18.09.14.32; Fri, 18 Oct 2019 09:14:55 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=PaZ8FAXM; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2437248AbfJQNzp (ORCPT + 99 others); Thu, 17 Oct 2019 09:55:45 -0400 Received: from lelv0142.ext.ti.com ([198.47.23.249]:35274 "EHLO lelv0142.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726470AbfJQNzp (ORCPT ); Thu, 17 Oct 2019 09:55:45 -0400 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id x9HDtgnN110592; Thu, 17 Oct 2019 08:55:42 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1571320542; bh=C776Kapi3cWTibCH4Brb0rSRcF7BNdlCJgOlAUvhd1c=; h=Subject:From:To:CC:References:Date:In-Reply-To; b=PaZ8FAXMxknrb0WnqgtIp0VotCtpUgrn5aMnO9tjNJRqkvKAr1fPTi5W3t9hBInS9 Zph/OOhGCWGZhGMG5YlK0uuKP5L1pjCUgtH7Y/MC1Or2SGv3fcAjWMIxEdisnxfigi o3G0X3uBS6cbat6EwBvErswPKNJpVFIfSCbFBBRI= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x9HDtgVF023638 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 17 Oct 2019 08:55:42 -0500 Received: from DLEE108.ent.ti.com (157.170.170.38) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5; Thu, 17 Oct 2019 08:55:34 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DLEE108.ent.ti.com (157.170.170.38) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5 via Frontend Transport; Thu, 17 Oct 2019 08:55:34 -0500 Received: from [172.24.190.212] (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id x9HDtdDG103976; Thu, 17 Oct 2019 08:55:41 -0500 Subject: Re: [PATCH] ARM: davinci: dm644x-evm: Add Fixed regulators needed for tlv320aic33 From: Sekhar Nori To: Peter Ujfalusi , CC: , References: <20190830102308.22586-1-peter.ujfalusi@ti.com> Message-ID: <4160082f-2f52-aa96-b280-abb5c53cc12e@ti.com> Date: Thu, 17 Oct 2019 19:25:39 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.8.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 17/10/19 4:37 PM, Sekhar Nori wrote: > On 30/08/19 3:53 PM, Peter Ujfalusi wrote: >> The codec driver needs correct regulators in order to probe. >> Both VCC_3.3V and VCC_1.8V is always on fixed regulators on the board. >> >> Signed-off-by: Peter Ujfalusi > > Applied for v5.4 This too causes DM644x boot to break. I can enable DEBUG_LL and post logs, but I suspect they will look very similar to the DM365 case. Thanks, Sekhar