Received: by 2002:a25:d7c1:0:0:0:0:0 with SMTP id o184csp1753111ybg; Sat, 19 Oct 2019 01:46:18 -0700 (PDT) X-Google-Smtp-Source: APXvYqw7Un3nP7eZzrmaP7uMR8qAwEt3DsF1HQXjJ2zSdTMuM/QGuNR9lVVFyXJe6FnUGFMw/a4Q X-Received: by 2002:a17:906:6b99:: with SMTP id l25mr12378991ejr.233.1571474778151; Sat, 19 Oct 2019 01:46:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1571474778; cv=none; d=google.com; s=arc-20160816; b=PvXR6QhuodpAFRJM+/WYylM8In4AvJpFSfc3opGLHLRnkJyP1U4RTWTf2iD5zZbyTA 2gQY/EXw35opn86uvHMUUbANZakVeIxsCC+uNCVxZj/zqNi4u1+L8Pw764WOjosKer1Z TVEgsqj1O5P9obb+mBRAoy10sqQBzaoXUTIpqNKyqZ2/YVTwefsUf2s74jQlaSVaWD0Z 71a3rBbRo/Aw8Zv2YPlUW8P4iOxsHHh1zMk9P7jeNQsN0pxcT5ufcczMXkJbRUr3h/cw /Pgookmz/KHEH7+Qczj4oPJRBSXPZb+JoyuV2VyP0heq552n46hxqsVX/NAEUlcJY8th osgg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=bfULWCQ3VfOLFuVmnjtFv6ItCYyuAUhC1zYdhCWT+Ds=; b=h7PHO5CpxUIEr6nlimai8UdfV1QhU/8rONgcS1pdysbUUjY5TNPhu6eY38sTIsQifL v81M/FLc6oEItJ7RQUMQb2FZmUv+5Pz2Zvu+1T3x+f1IpHMmMWBA9pk32hGKrdxlPNgI GhP62ZnKjWmvGnlWfmVi3XO8KgH7VmRdAt2NNiFtIS1CbdIS1hYs264i0jaUJXcxnGUB 44l0K+v72b7OlWXMVj5pDp0k2GYYx90uS95HobEmT1GUOeQI2v64pc2s12uXOvnppr0a 2IVoVdK/rSuHoTJznfWQz+lZoSsjE8VEi6OpTAuxb5pKKREwCvTMlytZQNZy4+OWxq9J RiJA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id gh16si4902634ejb.150.2019.10.19.01.45.54; Sat, 19 Oct 2019 01:46:18 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2408791AbfJRQlP (ORCPT + 99 others); Fri, 18 Oct 2019 12:41:15 -0400 Received: from [217.140.110.172] ([217.140.110.172]:45618 "EHLO foss.arm.com" rhost-flags-FAIL-FAIL-OK-OK) by vger.kernel.org with ESMTP id S1728368AbfJRQlP (ORCPT ); Fri, 18 Oct 2019 12:41:15 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id CFA99FD9; Fri, 18 Oct 2019 09:40:43 -0700 (PDT) Received: from arm.com (usa-sjc-imap-foss1.foss.arm.com [10.121.207.14]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id E85553F718; Fri, 18 Oct 2019 09:40:40 -0700 (PDT) Date: Fri, 18 Oct 2019 17:40:38 +0100 From: Dave Martin To: Mark Rutland Cc: Paul Elliott , Peter Zijlstra , Catalin Marinas , Will Deacon , Yu-cheng Yu , Amit Kachhap , Vincenzo Frascino , linux-arch@vger.kernel.org, Eugene Syromiatnikov , Szabolcs Nagy , "H.J. Lu" , Andrew Jones , Kees Cook , Arnd Bergmann , Jann Horn , Richard Henderson , Kristina =?utf-8?Q?Mart=C5=A1enko?= , Mark Brown , Thomas Gleixner , linux-arm-kernel@lists.infradead.org, Florian Weimer , linux-kernel@vger.kernel.org, Sudakshina Das Subject: Re: [PATCH v2 09/12] arm64: traps: Fix inconsistent faulting instruction skipping Message-ID: <20191018164037.GG27757@arm.com> References: <1570733080-21015-1-git-send-email-Dave.Martin@arm.com> <1570733080-21015-10-git-send-email-Dave.Martin@arm.com> <20191011152453.GF33537@lakrids.cambridge.arm.com> <20191015152108.GX27757@arm.com> <20191015164204.GC24604@lakrids.cambridge.arm.com> <20191015164904.GY27757@arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20191015164904.GY27757@arm.com> User-Agent: Mutt/1.5.23 (2014-03-12) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Oct 15, 2019 at 05:49:05PM +0100, Dave Martin wrote: > On Tue, Oct 15, 2019 at 05:42:04PM +0100, Mark Rutland wrote: > > On Tue, Oct 15, 2019 at 04:21:09PM +0100, Dave Martin wrote: > > > On Fri, Oct 11, 2019 at 04:24:53PM +0100, Mark Rutland wrote: > > > > On Thu, Oct 10, 2019 at 07:44:37PM +0100, Dave Martin wrote: > > > > > Correct skipping of an instruction on AArch32 works a bit > > > > > differently from AArch64, mainly due to the different CPSR/PSTATE > > > > > semantics. > > > > > > > > > > There have been various attempts to get this right. Currenty > > > > > arm64_skip_faulting_instruction() mostly does the right thing, but > > > > > does not advance the IT state machine for the AArch32 case. > > > > > > > > > > arm64_compat_skip_faulting_instruction() handles the IT state > > > > > machine but is local to traps.c, and porting other code to use it > > > > > will make a mess since there are some call sites that apply for > > > > > both the compat and native cases. > > > > > > > > > > Since manual instruction skipping implies a trap, it's a relatively > > > > > slow path. > > > > > > > > > > So, make arm64_skip_faulting_instruction() handle both compat and > > > > > native, and get rid of the arm64_compat_skip_faulting_instruction() > > > > > special case. > > > > > > > > > > Fixes: 32a3e635fb0e ("arm64: compat: Add CNTFRQ trap handler") > > > > > Fixes: 1f1c014035a8 ("arm64: compat: Add condition code checks and IT advance") > > > > > Fixes: 6436beeee572 ("arm64: Fix single stepping in kernel traps") > > > > > Fixes: bd35a4adc413 ("arm64: Port SWP/SWPB emulation support from arm") > > > > > Signed-off-by: Dave Martin > > > > > --- > > > > > arch/arm64/kernel/traps.c | 18 ++++++++---------- > > > > > 1 file changed, 8 insertions(+), 10 deletions(-) > > > > > > > > This looks good to me; it's certainly easier to reason about. > > > > > > > > I couldn't spot a place where we do the wrong thing today, given AFAICT > > > > all the instances in arch/arm64/kernel/armv8_deprecated.c would be > > > > UNPREDICTABLE within an IT block. > > > > > > > > It might be worth calling out an example in the commit message to > > > > justify the fixes tags. > > > > > > IIRC I found no bug here; rather we have pointlessly fragmented code, > > > so I followed the "if fixing the same bug in multiple places, merge > > > those places so you need only fix it in one place next time" rule. > > > > Sure thing, that makes sense to me. > > > > > Since arm64_skip_faulting_instruction() is most of the way to being > > > generically usable anyway, this series merges all the special-case > > > handling into it. > > > > > > I could add something like > > > > > > --8<-- > > > > > > This allows this fiddly operation to be maintained in a single > > > place rather than trying to maintain fragmented versions spread > > > around arch/arm64. > > > > > > -->8-- > > > > > > Any good? > > > > My big concern is that the commit message reads as a fix, implying that > > there's an existing correctness bug. I think that simplifying it to make > > it clearer that it's a cleanup/improvement would be preferable. > > > > How about: > > > > | arm64: unify native/compat instruction skipping > > | > > | Skipping of an instruction on AArch32 works a bit differently from > > | AArch64, mainly due to the different CPSR/PSTATE semantics. > > | > > | Currently arm64_skip_faulting_instruction() is only suitable for > > | AArch64, and arm64_compat_skip_faulting_instruction() handles the IT > > | state machine but is local to traps.c. > > | > > | Since manual instruction skipping implies a trap, it's a relatively > > | slow path. > > | > > | So, make arm64_skip_faulting_instruction() handle both compat and > > | native, and get rid of the arm64_compat_skip_faulting_instruction() > > | special case. > > | > > | Signed-off-by: Dave Martin > > And drop the Fixes tags. Yes, I think that's reasonable. > > I think I was probably glossing over the fact that we don't need to get > the ITSTATE machine advance correct for the compat insn emulation; as > you say, I can't see what else this patch "fixes". > > > With that, feel free to add: > > > > Reviewed-by: Mark Rutland > > Thanks! > > > We could even point out that the armv8_deprecated cases are > > UNPREDICTABLE in an IT block, and correctly emulated either way. > > Yes, I'll add something along those lines. Taking another look, I now can't track down where e.g., SWP in an IT block is specified to be UNPREDICTABLE. I only see e.g., ARM DDI 0487E.a Section 1.8.2 ("F1.8.2 Partial deprecation of IT"), which only deprecates the affected instructions. The legacy AArch32 SWP{B} insn is obsoleted by ARMv8, but the whole point of the armv8_deprecated stuff is to provide some backwards compatiblity with v7. So, this needs a closer look. I'll leave the Fixes tags for now, so that the archaeology doesn't need to redone if we decide that this patch does fix incorrect behaviour. Cheers ---Dave