Received: by 2002:a25:d7c1:0:0:0:0:0 with SMTP id o184csp1803086ybg; Sat, 19 Oct 2019 02:51:03 -0700 (PDT) X-Google-Smtp-Source: APXvYqx5LbOnpsTrpVB4WF4CuSnPP3wcgHX2lH2HoiOOT3BRHH48YeLZNH9N0jnLWG/Vp4qHPrC1 X-Received: by 2002:a05:6402:1b88:: with SMTP id cc8mr14223742edb.22.1571478663063; Sat, 19 Oct 2019 02:51:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1571478663; cv=none; d=google.com; s=arc-20160816; b=s3oumL2Nhn5RnZhXfptf2WWv9K8GL/nOuLPqqs7OObu6sHJsX/tDAQn1A3BEa55Ehl +WhN82+4R0Pylg1zv25/Fw+B3rpkKZqO024gZcywGUy/QQLZwFTAA1ZqXigWhx7I7kq4 S2NVvCf84BZLKHZ5v0AHV4BCKNyoJY8VcvdiW+rlJ238qqSGuSrtza5cYreSWjVcR5F2 Miex1EFiJiR/dmNMfxwDvj/BUOv4+ihh1IuhNu/jeWEwQ/+J2uZNS5dCTs56PHC/Ubzu 0yQa2U9Nf7iF9sIjzPYxYzyWinFX1GuO5l3HJaQFeju8nBzKgRJ3hiTciov13vvo1mxl GoCA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:to:dkim-signature:mime-version:message-id :date:subject:cc:from; bh=5lCaK07q5Qhhlvw2Q+TW1iXiKMXxlWDodMf5qY32+XE=; b=vBoy8MJkweSebdaiX71Thkxnuk7DjbYsGgZpbKyXubLokswIrBzwEo2RGfOuCpS7s7 xccZf01s29qO1f+EbVR1OCkzoFIOj6D//5C4JiDUg67ITvxIKyM0IP/S86lZIbeCU5to SUl3dleuwr081j6LGkoFGdPfxEV92U1GJddkswxYFqTRmo8K/OsJ6Ps3CZgal8XLVnz6 5Ur+RiOdf7o/RBhT6c+sCBm/Rh+Ulg5f5YMkYR/9nyEB0KlOurvbbd6faws8gNHz9sIY AFBkD/JyRst8nYVmd8gzNaVBpqACfDuiXgQ/wo3oy/Gh6sU5ynQDaR3NTyZmsUzK7hoz MJQw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@nvidia.com header.s=n1 header.b=Tt5NqQ0P; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m12si5612705edc.50.2019.10.19.02.50.39; Sat, 19 Oct 2019 02:51:03 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@nvidia.com header.s=n1 header.b=Tt5NqQ0P; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387846AbfJRXbX (ORCPT + 99 others); Fri, 18 Oct 2019 19:31:23 -0400 Received: from hqemgate16.nvidia.com ([216.228.121.65]:10987 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726374AbfJRXbX (ORCPT ); Fri, 18 Oct 2019 19:31:23 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Fri, 18 Oct 2019 16:31:26 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Fri, 18 Oct 2019 16:31:23 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Fri, 18 Oct 2019 16:31:23 -0700 Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 18 Oct 2019 23:31:22 +0000 Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Fri, 18 Oct 2019 23:31:22 +0000 Received: from vdumpa-ubuntu.nvidia.com (Not Verified[172.17.173.140]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Fri, 18 Oct 2019 16:31:22 -0700 From: Krishna Reddy CC: , , , , , , , , , , , , , , , , , , Krishna Reddy Subject: [PATCH v3 0/7] Nvidia Arm SMMUv2 Implementation Date: Fri, 18 Oct 2019 16:31:25 -0700 Message-ID: <1571441492-21919-1-git-send-email-vdumpa@nvidia.com> X-Mailer: git-send-email 2.7.4 X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1571441486; bh=5lCaK07q5Qhhlvw2Q+TW1iXiKMXxlWDodMf5qY32+XE=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: X-NVConfidentiality:MIME-Version:Content-Type; b=Tt5NqQ0PjovUOfeE+3HNxxjh4aQjoRK/ak3CYE+nAxX3lP6t4M0gNaHshVpWdP7SK VmegAmBb2WvCphuc0kb8oiYqUsMPg+oIXWthLfHGPGHU3PCixsmQUvbAkGExvUW1xd dPspNxgBLJ2hASxVmfbg8A2K+FZ5cEt7EiQLEEXpT4K3bFfHRcnBTkohOjU/ef0App jaG7J32FdBhxaj5z6te4roa9ZSF6J09KXAfAQKwG9qywpiBtskwbfkULvBHHScS9sa PYAiZ11iZ9KP8Y8AD/57U7U/vaEF1Qgzx2TOLAXI4gpNwo5zYye1Wklh+RVHVsvrkY 7+GoPoL0OkT3w== To: unlisted-recipients:; (no To-header on input) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Changes in v3: Rebased on top of https://git.kernel.org/pub/scm/linux/kernel/git/joro/iommu.git/ next. Resolved compile error seen with tegra194.dtsi changes after rebase. v2 - https://lkml.org/lkml/2019/9/2/980 v1 - https://lkml.org/lkml/2019/8/29/1588 Krishna Reddy (7): iommu/arm-smmu: prepare arm_smmu_flush_ops for override iommu/arm-smmu: add NVIDIA implementation for dual ARM MMU-500 usage dt-bindings: arm-smmu: Add binding for Tegra194 SMMU iommu/arm-smmu: Add global/context fault implementation hooks arm64: tegra: Add Memory controller DT node on T194 arm64: tegra: Add DT node for T194 SMMU arm64: tegra: enable SMMU for SDHCI and EQOS on T194 .../devicetree/bindings/iommu/arm,smmu.txt | 4 + MAINTAINERS | 2 + arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi | 4 + arch/arm64/boot/dts/nvidia/tegra194.dtsi | 88 +++++++ drivers/iommu/Makefile | 2 +- drivers/iommu/arm-smmu-impl.c | 3 + drivers/iommu/arm-smmu-nvidia.c | 287 +++++++++++++++++++++ drivers/iommu/arm-smmu.c | 27 +- drivers/iommu/arm-smmu.h | 8 +- 9 files changed, 413 insertions(+), 12 deletions(-) create mode 100644 drivers/iommu/arm-smmu-nvidia.c -- 2.7.4