Received: by 2002:a25:d7c1:0:0:0:0:0 with SMTP id o184csp4046778ybg; Mon, 21 Oct 2019 02:56:56 -0700 (PDT) X-Google-Smtp-Source: APXvYqz6uVM95EWS6CcAcvOkGN9PsXDUz8caQ5RWEcUgt8Tb+XE4ASQoEPVwt6IOLOmbz3jQ0ZXn X-Received: by 2002:a05:6402:794:: with SMTP id d20mr24646281edy.240.1571651816261; Mon, 21 Oct 2019 02:56:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1571651816; cv=none; d=google.com; s=arc-20160816; b=fWahykQ4T5Bels4u7Cx4cWpXhIpXhSzp/51sWQ2n6fqnCbxmkZi6IzY2zvOmQPAKCi Z50zrdrum75oz4sp/i9Cdoij3F67tsrZazMhc4J8jUSenkuaQ+JncsYHsOfYK6zOsfmy DIld4+EI7NaQEOAsotc27RK36OGig60HhJsKD73Sz4S83D0c0Fer73r3hlk/C7u2RReI NrNTfOXczwOCtzt5pFFGSdYqElyGpRaltFLqp3Rz9DcGK6xufMzMsD/v7WwDqXbAdt8M MXNaHicEBgs/PvyfBTYRm6gm/mVLc3o47Gtx3QIBi55eR9GCSsmt2j5jvBdNtZGx68dp CyWg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=C70pjWJd5QeN9+AXBwhhjoKQ22SfJab7p3FBzTEsR+k=; b=Eim2iSBp245JK03uyrYSdu/E/y8ArfzRLYMs21cbcP9iHdS/LTx5Ab9xbZx2sapJUR uSCxA+xtwg26moMEa44MnljTf4ccisWkzlO4zauwHVw7Tl+LdbBwbXK83YfIGQoKklpq 2U/IFMWxiUBHsWkEOQuM5clCC+zDdGiVKj3YILRLcEnx7oRgoiYnfXgNaXpzMSPdkmN8 Ppv9WejiGIxZAH1wZ6f5hI6EOHGiO+KTZP8qKKH73cruvBgE9Uzfeglk3kZWXQrEzLAQ UH3IT/WI09dRfKfFSi4EWSXJrFAJ+93HXMnWk5ZCC89t1wLELbkm3HIa+BSbgjmcvhBL xj7g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d2si8259864ejk.301.2019.10.21.02.56.32; Mon, 21 Oct 2019 02:56:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727977AbfJUJyp (ORCPT + 99 others); Mon, 21 Oct 2019 05:54:45 -0400 Received: from mga14.intel.com ([192.55.52.115]:59071 "EHLO mga14.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727323AbfJUJyp (ORCPT ); Mon, 21 Oct 2019 05:54:45 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga002.jf.intel.com ([10.7.209.21]) by fmsmga103.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 21 Oct 2019 02:54:44 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.67,323,1566889200"; d="scan'208";a="209297070" Received: from sgsxdev004.isng.intel.com (HELO localhost) ([10.226.88.13]) by orsmga002.jf.intel.com with ESMTP; 21 Oct 2019 02:54:42 -0700 From: "Ramuthevar,Vadivel MuruganX" To: kishon@ti.com Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, robh@kernel.org, andriy.shevchenko@intel.com, cheol.yong.kim@intel.com, qi-ming.wu@intel.com, peter.harliman.liem@intel.com, vadivel.muruganx.ramuthevar@linux.intel.com Subject: [PATCH v6 1/2] dt-bindings: phy: intel-emmc-phy: Add YAML schema for LGM eMMC PHY Date: Mon, 21 Oct 2019 17:54:35 +0800 Message-Id: <20191021095436.50303-2-vadivel.muruganx.ramuthevar@linux.intel.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20191021095436.50303-1-vadivel.muruganx.ramuthevar@linux.intel.com> References: <20191021095436.50303-1-vadivel.muruganx.ramuthevar@linux.intel.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ramuthevar Vadivel Murugan Add a YAML schema to use the host controller driver with the eMMC PHY on Intel's Lightning Mountain SoC. Signed-off-by: Ramuthevar Vadivel Murugan --- --- .../bindings/phy/intel,lgm-emmc-phy.yaml | 63 ++++++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/intel,lgm-emmc-phy.yaml diff --git a/Documentation/devicetree/bindings/phy/intel,lgm-emmc-phy.yaml b/Documentation/devicetree/bindings/phy/intel,lgm-emmc-phy.yaml new file mode 100644 index 000000000000..bc1285be31f9 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/intel,lgm-emmc-phy.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/intel,lgm-emmc-phy.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Intel Lightning Mountain(LGM) eMMC PHY Device Tree Bindings + +maintainers: + - Ramuthevar Vadivel Murugan + +description: Bindings for eMMC PHY on Intel's Lightning Mountain SoC, syscon + node is used to reference the base address of eMMC phy registers. + +select: + properties: + compatible: + items: + - const: intel,lgm-syscon + - const: intel,lgm-emmc-phy + + reg: + maxItems: 1 + + required: + - compatible + - reg + +properties: + "#phy-cells": + const: 0 + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-names: + maxItems: 1 + +required: + - "#phy-cells" + - compatible + - reg + - clocks + - clock-names + +examples: + - | + sysconf: chiptop@e0200000 { + compatible = "intel,lgm-syscon"; + reg = <0xe0200000 0x100>; + + emmc-phy: emmc-phy { + compatible = "intel,lgm-emmc-phy"; + reg = <0x00a8 0x10>; + clocks = <&emmc>; + clock-names = "emmcclk"; + #phy-cells = <0>; + }; + }; +... -- 2.11.0