Received: by 2002:a25:d7c1:0:0:0:0:0 with SMTP id o184csp4284613ybg; Mon, 21 Oct 2019 06:43:16 -0700 (PDT) X-Google-Smtp-Source: APXvYqznSk3sZPznx6YzwvFw0UcBdd5zd7TQzyQGm/OimgicyF8kj+e/qSnIsz05MaSdT/mDatK1 X-Received: by 2002:a17:906:8317:: with SMTP id j23mr11422965ejx.314.1571665396667; Mon, 21 Oct 2019 06:43:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1571665396; cv=none; d=google.com; s=arc-20160816; b=RG9QlHSO6oABHoBZltjqkzL6HoDqy//9EVReihHOgq6YkaB2d1ziMuWxnELYHbq98F ZXpnLUvyVpRFiaYB6kfHadNJlVNELAl23TYHF1tUFA0V+XJL/TZ+3NQQYBES+bc346Gl DWqzXRtIlOQt/vk9fJn455cUBVfzTwMrM4/A+I0mfwG5bmvAn8r4pulTNbt5NDawDTxx p3aPfQvlTLv9G3DW7TeX80jEGWuVKFYqceUXHsO3wu80qQEgGc50SW94px6PNfTFv22I C2MLrEeMo0F2yQpFb5vtg9FJrpT+mDg2/RkUc9qM7wKPktMahvjmYxaapvHhnGVpm2hG 2A0g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=rxZzIwlDD5DO3Dig1AAmB3NX72gSPtCfOYTtxG2Ms5Q=; b=IkJc/Tkj8woaYIw41bsmMaJxRBnSq6KmuSXPASVWzWCQa20Vg8auA5NUt9bpARHde5 FYfy3g9FodNoogBSI3P18/moxx0g5RFhsGcqL6lvHZODKMVUcgzw9gREiVe2Ve9/ZhXF QgigvKpSmSXi3UEfAG8dzDXfegmewPpmNdvgbHtMBjnu5XukvawsC1fQ21kR55l2krx6 WsE3aEZk0AsOfYfKLdsj1TUiUfOtD7/iUJkQmrmLVbYQH+4HRn4G9wAXjvcxPs2BYPgI EIgmTIs72VQHpgiEXfa8mlT4fjdgXBhzdibDBLqGw2Wp2d0d+LsPyjTHlNpsyPFiGeQN CrUA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b="o3pc+fU/"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 26si4926260edz.340.2019.10.21.06.42.53; Mon, 21 Oct 2019 06:43:16 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b="o3pc+fU/"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728819AbfJUNj4 (ORCPT + 99 others); Mon, 21 Oct 2019 09:39:56 -0400 Received: from mail-wm1-f65.google.com ([209.85.128.65]:35544 "EHLO mail-wm1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729347AbfJUNjy (ORCPT ); Mon, 21 Oct 2019 09:39:54 -0400 Received: by mail-wm1-f65.google.com with SMTP id 14so6196491wmu.0 for ; Mon, 21 Oct 2019 06:39:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=rxZzIwlDD5DO3Dig1AAmB3NX72gSPtCfOYTtxG2Ms5Q=; b=o3pc+fU/IFhuH3lLsX421aMMLNgviKUCS8A1bpdOmWwPY+qswyHRHsftp/JYKIgYCT FDKGAHGBuyqR6IE5DhsJIbh1tZwPUOfQC9iRtmBMXQINkFEeWondGaIU4S0d3uPPlvZ1 RywTXQ0VjFlT5oqDG151fTDTrhpQqSr8vUdHplHloWnbCANc+Y0iKvua71c+LMkCJZq/ a3gXTpfWTSZIYtv+XBfny+NVQIojTHjJbK9l/GUakkcOSw8FqYpwiQJuEV2bhPXsvCui RN4vRrsTpwB4XDDjLBDDLu3/nN/uCyuugzpAmsBVbeSzcTya/2YiF2eOS/d1hHTcNSXN cPYA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=rxZzIwlDD5DO3Dig1AAmB3NX72gSPtCfOYTtxG2Ms5Q=; b=ZVEsqjyTio0+hppKQEB1w/2nSvER58vQqOfqUW87tufUIY67/sORZBeL0hsY/B9Nrw sZBy3xBMKoV1COyFui6hHkwuSIM6lGvJlpTm2my8LtdR9Bh5HumKMmVVaPQecNHEhBPQ riGxQ+G7LgJxGaorlIYm4JUP+r/SjZkN26u/N3qgX/Z4VS1EfoJb8WjHpCcwZ+RSYj5L 1PRCNzPEVR9gIN+K4x4Mx1r23PPoogGeR4+FY6TVwO9FLPqJwfdfcItkEwahQCEgJ1g7 Aa9nUJ+n+WIEN0cLdd+xBRwh+fGbRJyb2Ea39sL2v41cqAJrsQglUwM6hfPXbpHjDEwY InwQ== X-Gm-Message-State: APjAAAU/Dhsajc9603JKfzkd5l3bt/FPP8w+1j5lOpbbQpOkZy+Vp0Sf MqxxSetPrOlhN2Ab1dmwH+hMaA== X-Received: by 2002:a1c:39c1:: with SMTP id g184mr1936913wma.75.1571665192059; Mon, 21 Oct 2019 06:39:52 -0700 (PDT) Received: from localhost.localdomain (lmontsouris-657-1-212-31.w90-63.abo.wanadoo.fr. [90.63.244.31]) by smtp.gmail.com with ESMTPSA id 17sm4050552wmg.29.2019.10.21.06.39.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Oct 2019 06:39:51 -0700 (PDT) From: Neil Armstrong To: robh+dt@kernel.org Cc: khilman@baylibre.com, linux-amlogic@lists.infradead.org, mjourdan@baylibre.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Neil Armstrong Subject: [PATCH] dt-bindings: soc: amlogic: canvas: convert to yaml Date: Mon, 21 Oct 2019 15:39:50 +0200 Message-Id: <20191021133950.30490-1-narmstrong@baylibre.com> X-Mailer: git-send-email 2.22.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Now that we have the DT validation in place, let's convert the device tree bindings for the Amlogic Canvas over to a YAML schemas. Cc: Maxime Jourdan Signed-off-by: Neil Armstrong --- .../bindings/soc/amlogic/amlogic,canvas.txt | 33 ------------- .../bindings/soc/amlogic/amlogic,canvas.yaml | 49 +++++++++++++++++++ 2 files changed, 49 insertions(+), 33 deletions(-) delete mode 100644 Documentation/devicetree/bindings/soc/amlogic/amlogic,canvas.txt create mode 100644 Documentation/devicetree/bindings/soc/amlogic/amlogic,canvas.yaml diff --git a/Documentation/devicetree/bindings/soc/amlogic/amlogic,canvas.txt b/Documentation/devicetree/bindings/soc/amlogic/amlogic,canvas.txt deleted file mode 100644 index e876f3ce54f6..000000000000 --- a/Documentation/devicetree/bindings/soc/amlogic/amlogic,canvas.txt +++ /dev/null @@ -1,33 +0,0 @@ -Amlogic Canvas -================================ - -A canvas is a collection of metadata that describes a pixel buffer. -Those metadata include: width, height, phyaddr, wrapping and block mode. -Starting with GXBB the endianness can also be described. - -Many IPs within Amlogic SoCs rely on canvas indexes to read/write pixel data -rather than use the phy addresses directly. For instance, this is the case for -the video decoders and the display. - -Amlogic SoCs have 256 canvas. - -Device Tree Bindings: ---------------------- - -Video Lookup Table --------------------------- - -Required properties: -- compatible: has to be one of: - - "amlogic,meson8-canvas", "amlogic,canvas" on Meson8 - - "amlogic,meson8b-canvas", "amlogic,canvas" on Meson8b - - "amlogic,meson8m2-canvas", "amlogic,canvas" on Meson8m2 - - "amlogic,canvas" on GXBB and newer -- reg: Base physical address and size of the canvas registers. - -Example: - -canvas: video-lut@48 { - compatible = "amlogic,canvas"; - reg = <0x0 0x48 0x0 0x14>; -}; diff --git a/Documentation/devicetree/bindings/soc/amlogic/amlogic,canvas.yaml b/Documentation/devicetree/bindings/soc/amlogic/amlogic,canvas.yaml new file mode 100644 index 000000000000..4322f876753d --- /dev/null +++ b/Documentation/devicetree/bindings/soc/amlogic/amlogic,canvas.yaml @@ -0,0 +1,49 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +# Copyright 2019 BayLibre, SAS +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/soc/amlogic/amlogic,canvas.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: Amlogic Canvas + +maintainers: + - Neil Armstrong + - Maxime Jourdan + +description: | + A canvas is a collection of metadata that describes a pixel buffer. + Those metadata include: width, height, phyaddr, wrapping and block mode. + Starting with GXBB the endianness can also be described. + + Many IPs within Amlogic SoCs rely on canvas indexes to read/write pixel data + rather than use the phy addresses directly. For instance, this is the case for + the video decoders and the display. + + Amlogic SoCs have 256 canvas. + +properties: + compatible: + oneOf: + - items: + - enum: + - amlogic,meson8-canvas + - amlogic,meson8b-canvas + - amlogic,meson8m2-canvas + - const: amlogic,canvas + - const: amlogic,canvas # GXBB and newer SoCs + + reg: + maxItems: 1 + +required: + - compatible + - reg + +examples: + - | + canvas: video-lut@48 { + compatible = "amlogic,canvas"; + reg = <0x48 0x14>; + }; + -- 2.22.0