Received: by 2002:a25:d7c1:0:0:0:0:0 with SMTP id o184csp5961818ybg; Tue, 22 Oct 2019 10:54:05 -0700 (PDT) X-Google-Smtp-Source: APXvYqxFwzAqrafiYu3IoKNZqEa9bDTdwWjRbsBxPWSTD8N9Z92c/OhILBJB2SOfuWY6tqgRtTek X-Received: by 2002:a05:6402:3051:: with SMTP id bu17mr17188754edb.4.1571766845000; Tue, 22 Oct 2019 10:54:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1571766844; cv=none; d=google.com; s=arc-20160816; b=xoKku2Obm5TZ5+sBJkkeQeWkOBJIeenuNfJ0oT3PktvFL1+8m+8mMseB7LzQVVYOzk 7Ch0e8DYq6S5/0KmEhgKs1ioISkGAPKhjkY7ar3loDSQavMVXxoux1+tC3r4XgfdoSgH K8ekY2JyTFF2xjyXMkCkQJiHGN4tbFoLemzY7y7RLdEGSDk/UWbYvnxrbzVuvUgko1Tx aXYUs1uOIg9NNkwR/YfTrSdtmCvAEXDjShAZhx8Ei3kvhYxcnQVh96hE5zozkkMDgVNC jspYimW1Nbaa8v07JJm+O7J4QdZhW5cQ7ERW8owD3Rf3voVx/fPTbO4la7w5YyTJyVg/ oZTQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=P7vB+9i0jCzUNBnc513Ym+t7ag94v2wBvQ+SvAI0xWI=; b=skYhiHbagq0CL4QhEGAL66hRCAxz91+I94mkGEvqKvrS1cMiT3/kDYfse1PU0jNg2Z JjZbfuNh4n3UM/WZjNh9SKMmak2ra3oMjShSQ/uo0iKiONDglJTlv8NBzP43jLyJngB+ eb8y5NP3d1NPvnuwaj1n9Zk7hxVDwa3zDzIVPCsFSMtcQfguH0C3csQbixF6OMrL2ToR 6nDRZCpGAy7k0AQVNGHnA+DeU5qK03DDFaLS4JemM5nlaf9HWdJhEcBi+nzrXb0QKK0q xHVvt1ocJxZt7FsYNmgzE1wSPbdxsEC+52cKV3vmztzCPEzCdAypwDIpE2mWInpIurls Hrzg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s4si11428702eju.265.2019.10.22.10.53.41; Tue, 22 Oct 2019 10:54:04 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731781AbfJVRwf (ORCPT + 99 others); Tue, 22 Oct 2019 13:52:35 -0400 Received: from [217.140.110.172] ([217.140.110.172]:58834 "EHLO foss.arm.com" rhost-flags-FAIL-FAIL-OK-OK) by vger.kernel.org with ESMTP id S1729635AbfJVRwf (ORCPT ); Tue, 22 Oct 2019 13:52:35 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id A342431F; Tue, 22 Oct 2019 10:52:14 -0700 (PDT) Received: from [10.1.197.57] (e110467-lin.cambridge.arm.com [10.1.197.57]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 81FE23F718; Tue, 22 Oct 2019 10:52:12 -0700 (PDT) Subject: Re: [PATCH v3 0/7] Nvidia Arm SMMUv2 Implementation To: Krishna Reddy , will@kernel.org Cc: joro@8bytes.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux-foundation.org, linux-kernel@vger.kernel.org, linux-tegra@vger.kernel.org, treding@nvidia.com, yhsu@nvidia.com, snikam@nvidia.com, praithatha@nvidia.com, talho@nvidia.com, avanbrunt@nvidia.com, thomasz@nvidia.com, olof@lixom.net, jtukkinen@nvidia.com, mperttunen@nvidia.com, nicolinc@nvidia.com References: <1571441492-21919-1-git-send-email-vdumpa@nvidia.com> From: Robin Murphy Message-ID: <6d9e6425-fa69-9b76-b477-1fe50c459ca5@arm.com> Date: Tue, 22 Oct 2019 18:52:11 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.6.1 MIME-Version: 1.0 In-Reply-To: <1571441492-21919-1-git-send-email-vdumpa@nvidia.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-GB Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Krishna, On 19/10/2019 00:31, Krishna Reddy wrote: > Changes in v3: > Rebased on top of https://git.kernel.org/pub/scm/linux/kernel/git/joro/iommu.git/ next. > Resolved compile error seen with tegra194.dtsi changes after rebase. Apologies for crossed wires, but I had a series getting rid of arm_smmu_flush_ops which was also meant to end up making things a bit easier for you: https://lore.kernel.org/linux-iommu/cover.1568820087.git.robin.murphy@arm.com/ Will, did you have any plans to push out an updates or iommu/devel branch for Krishna to base on? Robin. > > v2 - https://lkml.org/lkml/2019/9/2/980 > v1 - https://lkml.org/lkml/2019/8/29/1588 > > Krishna Reddy (7): > iommu/arm-smmu: prepare arm_smmu_flush_ops for override > iommu/arm-smmu: add NVIDIA implementation for dual ARM MMU-500 usage > dt-bindings: arm-smmu: Add binding for Tegra194 SMMU > iommu/arm-smmu: Add global/context fault implementation hooks > arm64: tegra: Add Memory controller DT node on T194 > arm64: tegra: Add DT node for T194 SMMU > arm64: tegra: enable SMMU for SDHCI and EQOS on T194 > > .../devicetree/bindings/iommu/arm,smmu.txt | 4 + > MAINTAINERS | 2 + > arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi | 4 + > arch/arm64/boot/dts/nvidia/tegra194.dtsi | 88 +++++++ > drivers/iommu/Makefile | 2 +- > drivers/iommu/arm-smmu-impl.c | 3 + > drivers/iommu/arm-smmu-nvidia.c | 287 +++++++++++++++++++++ > drivers/iommu/arm-smmu.c | 27 +- > drivers/iommu/arm-smmu.h | 8 +- > 9 files changed, 413 insertions(+), 12 deletions(-) > create mode 100644 drivers/iommu/arm-smmu-nvidia.c >