Received: by 2002:a25:d7c1:0:0:0:0:0 with SMTP id o184csp6210806ybg; Tue, 22 Oct 2019 15:02:03 -0700 (PDT) X-Google-Smtp-Source: APXvYqySnw5PWF1TcAj9BaHsxoNXtVIMShyLWcChbswY/O+qvCvUURX5LUhHcd4XraGa9pKb5cnY X-Received: by 2002:a50:eb4d:: with SMTP id z13mr33306362edp.175.1571781723496; Tue, 22 Oct 2019 15:02:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1571781723; cv=none; d=google.com; s=arc-20160816; b=Cy8fCpXAEH4nem8CQTaZkfVvnrik0OEZdCSpyQHMVzVc4PZGSKp9gl9jFPUDYMZAqU +XQm4iFkZgmO/cqEewMg3kaO8r5Lyfpsu2DLnMmpSJBvxtSJxT6DsvRy/3MwGXtGE1Au jsZ9CnPlyPkWNJRgz51MLvGqcOd77kX9UEmkxR1EkS48cal8r7fsn8XwLFeGVSTHNu9a /LlgsoajiUfu5voz1AhF1AQaM3ZJHNSC3evDlBIWjci16JlQVRmVHVsu8rnnwRCyH2Kp pijqnGu3FoiVFaUtlW30rvgRkFRBgct7kle/wLF8nWTYTkPDXJ5CGxVB4v2v0Yd0Bov6 dyZQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=0jMO0Cn3rmpuaVRNOPGuZIfi7WqMVCMbfuLK8S+aTio=; b=sFdgyCGqTC+5XEAL2ilvWmAz5BP5gtWewV4Xo8GdGZuWedS2KXaf+h8TmlBcHNOAab x7e76CwwhRajFxmMZ+Xc23AjTADecM7ypdR9mk3JmVL0F2P1HN3UCgFOAQ+ZXF/llsd+ d0txKuWGfTxkR7ywH9jcZxxBGL5Dlj/jrefgBaKKUHJNdvt0lH9LLeILNRL2pTEELD+W mPto8fYLQT1DEZWCkcWHBj+XXdz871dEtrN0wyCy7YjWABEaht0+/tO5QcWELul/3r9J fpja7hxXuEZAEJN4zz5xlT7gAl4mMZgdie/Ma1A8deAB1VGc0713ywEoq9MK8xOLWBQQ EZRw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 35si2153905edl.409.2019.10.22.15.01.38; Tue, 22 Oct 2019 15:02:03 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730611AbfJVR46 (ORCPT + 99 others); Tue, 22 Oct 2019 13:56:58 -0400 Received: from [217.140.110.172] ([217.140.110.172]:58984 "EHLO foss.arm.com" rhost-flags-FAIL-FAIL-OK-OK) by vger.kernel.org with ESMTP id S1727152AbfJVR45 (ORCPT ); Tue, 22 Oct 2019 13:56:57 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id A7C71161B; Tue, 22 Oct 2019 10:56:32 -0700 (PDT) Received: from [10.1.197.57] (e110467-lin.cambridge.arm.com [10.1.197.57]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 6CE643F718; Tue, 22 Oct 2019 10:56:30 -0700 (PDT) Subject: Re: [PATCH v3 3/7] dt-bindings: arm-smmu: Add binding for Tegra194 SMMU To: Krishna Reddy Cc: joro@8bytes.org, will@kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux-foundation.org, linux-kernel@vger.kernel.org, linux-tegra@vger.kernel.org, treding@nvidia.com, yhsu@nvidia.com, snikam@nvidia.com, praithatha@nvidia.com, talho@nvidia.com, avanbrunt@nvidia.com, thomasz@nvidia.com, olof@lixom.net, jtukkinen@nvidia.com, mperttunen@nvidia.com, nicolinc@nvidia.com, Rob Herring References: <1571441492-21919-1-git-send-email-vdumpa@nvidia.com> <1571441492-21919-4-git-send-email-vdumpa@nvidia.com> From: Robin Murphy Message-ID: <76513c1a-2fec-0b84-a9fb-f485f5fcbb78@arm.com> Date: Tue, 22 Oct 2019 18:56:29 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.6.1 MIME-Version: 1.0 In-Reply-To: <1571441492-21919-4-git-send-email-vdumpa@nvidia.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-GB Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 19/10/2019 00:31, Krishna Reddy wrote: > Add binding for NVIDIA's Tegra194 Soc SMMU that is based > on ARM MMU-500. > > Signed-off-by: Krishna Reddy > --- > Documentation/devicetree/bindings/iommu/arm,smmu.txt | 4 ++++ Rob (+cc) is in the process of converting the SMMU bindings to schema, so we might need a bit of coordination here... Robin. > 1 file changed, 4 insertions(+) > > diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu.txt b/Documentation/devicetree/bindings/iommu/arm,smmu.txt > index 3133f3b..1d72fac 100644 > --- a/Documentation/devicetree/bindings/iommu/arm,smmu.txt > +++ b/Documentation/devicetree/bindings/iommu/arm,smmu.txt > @@ -31,6 +31,10 @@ conditions. > as below, SoC-specific compatibles: > "qcom,sdm845-smmu-500", "arm,mmu-500" > > + NVIDIA SoCs that use more than one ARM MMU-500 together > + needs following SoC-specific compatibles along with "arm,mmu-500": > + "nvidia,tegra194-smmu" > + > - reg : Base address and size of the SMMU. > > - #global-interrupts : The number of global interrupts exposed by the >