Received: by 2002:a25:d7c1:0:0:0:0:0 with SMTP id o184csp3641665ybg; Fri, 25 Oct 2019 07:01:13 -0700 (PDT) X-Google-Smtp-Source: APXvYqzlcLafxYci5oSjeRapahJzKgKDCZHs7yW7KJXfQ30d5PGoBb+yPbUpdfGNBG/da16MHHcx X-Received: by 2002:a17:906:544d:: with SMTP id d13mr3659838ejp.64.1572012072795; Fri, 25 Oct 2019 07:01:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1572012072; cv=none; d=google.com; s=arc-20160816; b=Wnrjuv0tSmwL2RwmIX5GBhE/AeF1+UUraGp8gdz4MrZKdKUzcnpJiMWae/81YV6avI /2iu5G4cr2ijy51RtERd3JlIKQmaYkqqu6Sf3FOrLHwX49tey2PP+3YQX6EVDCo+EAnP PFGTTzAODe09cgI9ytqJkcT9u74wwLzNBaoiv/X6vVuC6emMpGg5sgEM0dVySbYECihF ip7pfru94vXukAfaxWsbBvGIDgjdSCEjiLjmIa6/cKlNbs0rGsLV2ynzOc+g3Xg1V9dc n554XzlOEtP5/NfyAKu89tfVlE/hcZefxQTPTmmwxELBQcyR3h9qo2dyrOi5CWi0yz85 uFbg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=y/9zGznjlcBY14suDmDuEyyboqbHPapbSuozhg/tz9A=; b=CvcYM2H0Mgbz45foNLnTUsfVuQecEa7jlj4y30XGq2sHkANat67ruiW+TN/UIRkOng OozO4Ahnb2pV3k7PZsSKh7VFhf2XNHhT2p5bcXwO8AqHqo8LgCP6KWM9Cv/dWGOzXoww kIyCcoTY6D+aiAF8Oqvt4aO2PJf7dmt/lDnQCNFXHNZtiLQb7aM9qS+xUo+r2Xb+qo1u B6NkfZoGlP6vKrEZsVQtqKyS6ncebQDxohKdBWaaBDfm5xeaFLuVhgc+tIPOwCj9gz5m Wt58mpakYw9XTGH64BwRbTPs4y8dIOutJbQ1e0bAzVema+FdKFHt4AFj14W67Edaf2R1 j5CQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u12si1604284eda.319.2019.10.25.07.00.48; Fri, 25 Oct 2019 07:01:12 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2502524AbfJXOBY (ORCPT + 99 others); Thu, 24 Oct 2019 10:01:24 -0400 Received: from szxga04-in.huawei.com ([45.249.212.190]:5153 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S2390982AbfJXOBX (ORCPT ); Thu, 24 Oct 2019 10:01:23 -0400 Received: from DGGEMS412-HUB.china.huawei.com (unknown [172.30.72.59]) by Forcepoint Email with ESMTP id 775D38A1FC0A13841FB6; Thu, 24 Oct 2019 22:01:12 +0800 (CST) Received: from huawei.com (10.175.102.38) by DGGEMS412-HUB.china.huawei.com (10.3.19.212) with Microsoft SMTP Server id 14.3.439.0; Thu, 24 Oct 2019 22:00:58 +0800 From: Tan Xiaojun To: , , , , , , , , , , , , , , , CC: , , , , , , Subject: [RFC v2 4/4] perf tools: Support "branch-misses:pp" on arm64 Date: Thu, 24 Oct 2019 22:48:30 +0800 Message-ID: <20191024144830.16534-5-tanxiaojun@huawei.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20191024144830.16534-1-tanxiaojun@huawei.com> References: <20191024144830.16534-1-tanxiaojun@huawei.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.175.102.38] X-CFilter-Loop: Reflected Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org At the suggestion of James Clark, use spe to support the precise ip of some events. Currently its support event is: branch-misses. Example usage: $ ./perf record -e branch-misses:pp dd if=/dev/zero of=/dev/null count=10000 (:p/pp/ppp is same for this case.) $ ./perf report --stdio ("--stdio is not necessary") -------------------------------------------------------------------- ... # Samples: 14 of event 'branch-misses:pp' # Event count (approx.): 14 # # Children Self Command Shared Object Symbol # ........ ........ ....... ................. .......................... # 14.29% 14.29% dd [kernel.kallsyms] [k] __arch_copy_from_user 14.29% 14.29% dd libc-2.28.so [.] _dl_addr 7.14% 7.14% dd [kernel.kallsyms] [k] __free_pages 7.14% 7.14% dd [kernel.kallsyms] [k] __pi_memcpy 7.14% 7.14% dd [kernel.kallsyms] [k] pagecache_get_page 7.14% 7.14% dd [kernel.kallsyms] [k] unmap_single_vma 7.14% 7.14% dd dd [.] 0x00000000000025ec 7.14% 7.14% dd ld-2.28.so [.] _dl_lookup_symbol_x 7.14% 7.14% dd ld-2.28.so [.] check_match 7.14% 7.14% dd libc-2.28.so [.] __mpn_rshift 7.14% 7.14% dd libc-2.28.so [.] _nl_intern_locale_data 7.14% 7.14% dd libc-2.28.so [.] read_alias_file ... -------------------------------------------------------------------- Signed-off-by: Tan Xiaojun --- tools/perf/util/arm-spe.c | 44 +++++++++++++++++++++++++++++++++++++++ tools/perf/util/arm-spe.h | 3 +++ tools/perf/util/evlist.c | 2 ++ 3 files changed, 49 insertions(+) diff --git a/tools/perf/util/arm-spe.c b/tools/perf/util/arm-spe.c index 596a48df6f4e..9851d1ed6d75 100644 --- a/tools/perf/util/arm-spe.c +++ b/tools/perf/util/arm-spe.c @@ -35,6 +35,19 @@ #define MAX_TIMESTAMP (~0ULL) +#define SPE_ATTR_TS_ENABLE BIT(0) +#define SPE_ATTR_PA_ENABLE BIT(1) +#define SPE_ATTR_PCT_ENABLE BIT(2) +#define SPE_ATTR_JITTER BIT(16) +#define SPE_ATTR_BRANCH_FILTER BIT(32) +#define SPE_ATTR_LOAD_FILTER BIT(33) +#define SPE_ATTR_STORE_FILTER BIT(34) + +#define SPE_ATTR_EV_RETIRED BIT(1) +#define SPE_ATTR_EV_CACHE BIT(3) +#define SPE_ATTR_EV_TLB BIT(5) +#define SPE_ATTR_EV_BRANCH BIT(7) + struct arm_spe { struct auxtrace auxtrace; struct auxtrace_queues queues; @@ -771,6 +784,15 @@ arm_spe_synth_events(struct arm_spe *spe, struct perf_session *session) attr.sample_id_all = evsel->core.attr.sample_id_all; attr.read_format = evsel->core.attr.read_format; + /* If it is in the precise ip mode, there is no need to + * synthesize new events. */ + if (!strncmp(evsel->name, "branch-misses", 13)) { + spe->sample_branch_miss = true; + spe->branch_miss_id = evsel->core.id[0]; + + return 0; + } + /* create new id val to be a fixed offset from evsel id */ id = evsel->core.id[0] + 1000000000; @@ -880,3 +902,25 @@ int arm_spe_process_auxtrace_info(union perf_event *event, free(spe); return err; } + +void arm_spe_precise_ip_support(struct evlist *evlist, struct evsel *evsel) +{ + struct perf_pmu *pmu; + + /* Currently only supports precise_ip for branch-misses on arm64 */ + if (!strcmp(perf_env__arch(evlist->env), "arm64") + && evsel->core.attr.config == PERF_COUNT_HW_BRANCH_MISSES + && evsel->core.attr.precise_ip) { + pmu = perf_pmu__find("arm_spe_0"); + if (pmu) { + evsel->pmu_name = pmu->name; + evsel->core.attr.type = PERF_RECORD_AUXTRACE; + evsel->core.attr.config = SPE_ATTR_TS_ENABLE + | SPE_ATTR_PA_ENABLE + | SPE_ATTR_JITTER + | SPE_ATTR_BRANCH_FILTER; + evsel->core.attr.precise_ip = 0; + evsel->core.attr.config1 = SPE_ATTR_EV_BRANCH; + } + } +} diff --git a/tools/perf/util/arm-spe.h b/tools/perf/util/arm-spe.h index 98d3235781c3..8b1fb191d03a 100644 --- a/tools/perf/util/arm-spe.h +++ b/tools/perf/util/arm-spe.h @@ -20,6 +20,8 @@ enum { union perf_event; struct perf_session; struct perf_pmu; +struct evlist; +struct evsel; struct auxtrace_record *arm_spe_recording_init(int *err, struct perf_pmu *arm_spe_pmu); @@ -28,4 +30,5 @@ int arm_spe_process_auxtrace_info(union perf_event *event, struct perf_session *session); struct perf_event_attr *arm_spe_pmu_default_config(struct perf_pmu *arm_spe_pmu); +void arm_spe_precise_ip_support(struct evlist *evlist, struct evsel *evsel); #endif diff --git a/tools/perf/util/evlist.c b/tools/perf/util/evlist.c index d277a98e62df..8a83d2b98209 100644 --- a/tools/perf/util/evlist.c +++ b/tools/perf/util/evlist.c @@ -9,6 +9,7 @@ #include #include #include +#include "arm-spe.h" #include "cpumap.h" #include "util/mmap.h" #include "thread_map.h" @@ -181,6 +182,7 @@ void perf_evlist__splice_list_tail(struct evlist *evlist, struct evsel *evsel, *temp; __evlist__for_each_entry_safe(list, temp, evsel) { + arm_spe_precise_ip_support(evlist, evsel); list_del_init(&evsel->core.node); evlist__add(evlist, evsel); } -- 2.17.1