Received: by 2002:a25:d7c1:0:0:0:0:0 with SMTP id o184csp4037129ybg; Fri, 25 Oct 2019 12:24:42 -0700 (PDT) X-Google-Smtp-Source: APXvYqxZjkIPlh2QSJrsKMA/Fg4mdp50ie/01/zA42a0lzOOjwsOmzJOUcJ5eNBlCeOLBFPl61Nf X-Received: by 2002:a05:6402:2042:: with SMTP id bc2mr5907499edb.12.1572031482245; Fri, 25 Oct 2019 12:24:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1572031482; cv=none; d=google.com; s=arc-20160816; b=H4FwqLiUuLxcVflhSKBO4G4dC1dZ13RHb0znI+KA66kClR+vSGEMFlKQGAXvioGuWt uKktYei1KioiO7aasa1RIaVr1aU/3HDvBYrHUS2e+GR/S/uFTrRB+lKSILHuigCT6+he 5EVlXshIJro2k0XsRUdgc+ShDRuegpmSV3m0eV/5mV9rdx7EpOrPAeY2TsIYI0S4PqIZ 1YKNXLWAwWfSSs2lp4HLbXxLM+GIMJ+5GKfxTZyUbMnjqOa2BUFakUnUBIj6ActBFSbv oCwRnf3clUwjHiMnsmjNu6Nhn/nkRyrgs+ciVidRXUA0lHOMJr4h7QSyZDiH5fi/Myfv fFvA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:cc:to:subject :message-id:date:from:in-reply-to:references:mime-version :dkim-signature; bh=RofhMcQZgvxx+FWIcLSQhXhgYPG84em3wmI/HQCnexI=; b=GFX/S7NfvOgV4m8VLWQxiolvqhgMo/ocL3jHig05VNNEwWioqR2FXOalEzZ+aoSAVz pMBNGpE8giERFOqUShnIjUFE2TkYyZIAmQZAtGP90OV1OsEQN3SIRI46FghmRa6d+yYX e5v8RtWdyF92qgybjrcLn9mwKLKdTiOzwwJxkk5vKF5J4Lm8kMsMAuj1m3fCjk3f20Ai u9Di+1dPO9YF2dtd2ATmFiDskPyeQmJhyxGYwn4NPtmaSbhd3xaBtpME0Z5LK15xlZEe owWttdvT0WpgTHbCy5uVi2IZ/ZcNHWQYDEvoFG58PW05VWeq6RZqmgY4ymMwwkuO1A1S D9vg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@monstr-eu.20150623.gappssmtp.com header.s=20150623 header.b=q11UJzmC; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b47si1997120edc.129.2019.10.25.12.24.19; Fri, 25 Oct 2019 12:24:42 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@monstr-eu.20150623.gappssmtp.com header.s=20150623 header.b=q11UJzmC; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2391514AbfJYGQp (ORCPT + 99 others); Fri, 25 Oct 2019 02:16:45 -0400 Received: from mail-yb1-f194.google.com ([209.85.219.194]:38367 "EHLO mail-yb1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731951AbfJYGQo (ORCPT ); Fri, 25 Oct 2019 02:16:44 -0400 Received: by mail-yb1-f194.google.com with SMTP id r68so472985ybf.5 for ; Thu, 24 Oct 2019 23:16:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=monstr-eu.20150623.gappssmtp.com; s=20150623; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc:content-transfer-encoding; bh=RofhMcQZgvxx+FWIcLSQhXhgYPG84em3wmI/HQCnexI=; b=q11UJzmC9dgRlwJPHeZc8Wxp/x62HSW/TjNP8XhZsfGjrBcoZmWTSeTGC99OGOCZpg WF2dRawVZ4q1pDjiFi8+3c+zDE2/rDET8KrnmmS7yvNxUYq7Fa7nFSTiN0ZVm9zSSFNG clxu3Uf1nwbykJIgpAqRdJePQqf7v+kHlKT8xHxfgEYrPZshmxD0GS6RUrmaHnBtx78c g2u0kVwip9f9iQZDp5xjcbWOp0B/3PWg3e6AjxGy7HUgVZkMMQ9YDXygdGAc6i+EoPhm xvb0xhfAMBSNHKImtt5xDLKTxQvgvNDH7agInFWTOdr4MRy+fzXqAAlzmlNo1Xk41kJy NzFQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc:content-transfer-encoding; bh=RofhMcQZgvxx+FWIcLSQhXhgYPG84em3wmI/HQCnexI=; b=OeBa80qcSmc7O0xt0AcqyloxOFnZEkO4HY8BrZK52hKesv+LtDeycxXgvfkoG+0TYs sa5gi8hgGOth7edMZfONzoMDBxuR2IZjIbMOIJjVZ3XoiJV9aS20Z3KxgPhdv06dcgb2 /PZbvy9w0hqKQWyHOks7ES9dgztyU7TKatfqwoNNtvsxFXvu4UzkpClKCTxksSunaAT2 c8Dj2fSt9ETbahPzePlyL7I/nSMDxySo0wDhis1zxw3sAkFp7PCe/0EAW7kx2zLW8Z8U kteYWC6OyFE8ZVSBb0EeM5VvJ+90MwpD1SNix+nFfR1UZL5onRDxRzt9HGhz9BGEpuQZ V+OQ== X-Gm-Message-State: APjAAAUkLk3G0ZETYCMaPpsCZKCXiUfGluTVYhwRBsorCgTcSKc1Amgl ZIEwDZJNwr6E6RgLg+tkO1Sjeh/UJjx01SVloBxNG5KJ4ZfYtA== X-Received: by 2002:a25:ef07:: with SMTP id g7mr1506541ybd.393.1571984203652; Thu, 24 Oct 2019 23:16:43 -0700 (PDT) MIME-Version: 1.0 References: <7cc15bed9291453500502df60668c8bb396d500f.1570530202.git.michal.simek@xilinx.com> In-Reply-To: <7cc15bed9291453500502df60668c8bb396d500f.1570530202.git.michal.simek@xilinx.com> From: Michal Simek Date: Fri, 25 Oct 2019 08:16:32 +0200 Message-ID: Subject: Re: [PATCH] microblaze: Enable SPARSE_IRQ To: LKML , Michal Simek , git Cc: Mubin Sayyed Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org =C3=BAt 8. 10. 2019 v 12:23 odes=C3=ADlatel Michal Simek napsal: > > Enabling SPARSE_IRQ to use dynamically allocated irq descriptors. > > Signed-off-by: Mubin Sayyed > Signed-off-by: Michal Simek > --- > > arch/microblaze/Kconfig | 1 + > arch/microblaze/include/asm/irq.h | 1 - > 2 files changed, 1 insertion(+), 1 deletion(-) > > diff --git a/arch/microblaze/Kconfig b/arch/microblaze/Kconfig > index c9c4be822456..a75896f18e58 100644 > --- a/arch/microblaze/Kconfig > +++ b/arch/microblaze/Kconfig > @@ -46,6 +46,7 @@ config MICROBLAZE > select VIRT_TO_BUS > select CPU_NO_EFFICIENT_FFS > select MMU_GATHER_NO_RANGE if MMU > + select SPARSE_IRQ > > # Endianness selection > choice > diff --git a/arch/microblaze/include/asm/irq.h b/arch/microblaze/include/= asm/irq.h > index d785defeeed5..eac2fb4b3fb9 100644 > --- a/arch/microblaze/include/asm/irq.h > +++ b/arch/microblaze/include/asm/irq.h > @@ -9,7 +9,6 @@ > #ifndef _ASM_MICROBLAZE_IRQ_H > #define _ASM_MICROBLAZE_IRQ_H > > -#define NR_IRQS (32 + 1) > #include > > struct pt_regs; > -- > 2.17.1 > Applied. M --=20 Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91 w: www.monstr.eu p: +42-0-721842854 Maintainer of Linux kernel - Xilinx Microblaze Maintainer of Linux kernel - Xilinx Zynq ARM and ZynqMP ARM64 SoCs U-Boot custodian - Xilinx Microblaze/Zynq/ZynqMP/Versal SoCs