Received: by 2002:a25:d7c1:0:0:0:0:0 with SMTP id o184csp2866857ybg; Mon, 28 Oct 2019 03:47:20 -0700 (PDT) X-Google-Smtp-Source: APXvYqxEl/qtxPT5yGNutl9YLfXHxLlGH3xF00qnpvtUV69bnmdDpWSz4rivAyneDSnvV9w/YL+8 X-Received: by 2002:aa7:d759:: with SMTP id a25mr18676784eds.153.1572259640596; Mon, 28 Oct 2019 03:47:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1572259640; cv=none; d=google.com; s=arc-20160816; b=z9AV39tOYneos881dMLXZiiW+8kQpqXl7jvryAg21MNign1xnwp+oLJIw53Jt6TE0I hXfC77l9MGnkqVqqV+W9RZcFJNkHaKrMo8QWM9+e2YDbBzqfLES/xpQl9HEhWOEfVb9q JeCh8zZ9uHxQFN9qX7JF5PoFvkj/cIx709ZQMXre6Vm2XUlWtZeyhQl3S4VWEH1LszWC dCtuUCyPTgne9QDcRrlollxG4Gc5gBBFXeJqPZJLz8zaBFkx+Y3Kj0sEO57Ih1p6tS31 sFHxL+g4dzgIrphjRdE9a/T4D4EQUC49uZDq3Vim3FxbW0fkU37n32ZnAU7IQjZ1hVeX 5hdQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=b/1qX8QqURu4yTR6/F+UUQyKvsmnZpVehqktiXte3R0=; b=0Lo+oDpzN9bAFVMYsNZWYbEo6UnUdi6hjQAHbAxzTcSNX+TmKaEQkDxUO3epKq+O0a TabzmDIpLSOUH3YfnceZAL9YhUuHVxjyS51q1nIzEGP9wKTUotCoQsF5uE0ad8c7iBa5 ptEL1oyuIlT4d4qQrr+lkQPScsy8gdAA8pimOmItVEe8Awlxzf6Kc/Np6qRw/3+sbb/O S/bkXzjptHgrHRmFzEtC0fqKsNU8whuMRn5YGGA+4G26afydLC/14Z2OkNpLEJYcab2t onfpcvsUUQT4qrJ8X6DxUpQz+XFRDj8rlvq0UOMJ+g+9T5uV/BEG7F2Btqf+HzkFgR2O wtcA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o10si2859517edc.39.2019.10.28.03.46.57; Mon, 28 Oct 2019 03:47:20 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731075AbfJ0V3G (ORCPT + 99 others); Sun, 27 Oct 2019 17:29:06 -0400 Received: from mail-ot1-f66.google.com ([209.85.210.66]:38446 "EHLO mail-ot1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731916AbfJ0VVX (ORCPT ); Sun, 27 Oct 2019 17:21:23 -0400 Received: by mail-ot1-f66.google.com with SMTP id r14so700803otn.5; Sun, 27 Oct 2019 14:21:23 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=b/1qX8QqURu4yTR6/F+UUQyKvsmnZpVehqktiXte3R0=; b=JTXd6g61ZLRjxtdTGudS2WI0DarJtHw9EK6Oae8napIvQzyUk2iQ6w0z8EA7UDUOAv OCQVLBVikRUx5H1iAXTH2IvD9ulpaGu+7SqSiiXTIHISa9vT0vP31OyvpetUFl1OKdrM /VzRUvMc+7oMVpkd2fbDZs4UdH3m4Uhh7c3mTuxSDt44nS8qSvOq1h1aDr50pCu3t9I2 Tyu1N4ZxQMJRz/e435bytmULRjelbPXpQb123Sbu+ortNapi/3dgZyEHkY6GqKucZjgB eOxtY8EGjaLbbKAvGLiFAzKCjq/9s5JjHk4sNAxlN6BtEdyvR7aSmgkrsjDEoel5rWyw hOrw== X-Gm-Message-State: APjAAAVLgWEiu1gtO9VDpxjrmnzhDZ8YPQhs9b59gq9ntVPc8eK6zXid W02m5GxuGgyWiZqD6Ruktw== X-Received: by 2002:a9d:6357:: with SMTP id y23mr11151500otk.86.1572211282486; Sun, 27 Oct 2019 14:21:22 -0700 (PDT) Received: from localhost (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.gmail.com with ESMTPSA id o23sm3054166ote.67.2019.10.27.14.21.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 27 Oct 2019 14:21:21 -0700 (PDT) Date: Sun, 27 Oct 2019 16:21:21 -0500 From: Rob Herring To: Steve Longerbeam Cc: Daniel Lezcano , Thomas Gleixner , Mark Rutland , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team , "open list:CLOCKSOURCE, CLOCKEVENT DRIVERS" , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" Subject: Re: [PATCH 2/2] dt-bindings: timer: imx: gpt: Add pin group bindings for input capture Message-ID: <20191027212121.GA3049@bogus> References: <20191016010544.14561-1-slongerbeam@gmail.com> <20191016010544.14561-3-slongerbeam@gmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20191016010544.14561-3-slongerbeam@gmail.com> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Oct 15, 2019 at 06:05:44PM -0700, Steve Longerbeam wrote: > Add pin group bindings to support input capture function of the i.MX > GPT. > > Signed-off-by: Steve Longerbeam > --- > .../devicetree/bindings/timer/fsl,imxgpt.txt | 28 +++++++++++++++++++ > 1 file changed, 28 insertions(+) > > diff --git a/Documentation/devicetree/bindings/timer/fsl,imxgpt.txt b/Documentation/devicetree/bindings/timer/fsl,imxgpt.txt > index 5d8fd5b52598..32797b7b0d02 100644 > --- a/Documentation/devicetree/bindings/timer/fsl,imxgpt.txt > +++ b/Documentation/devicetree/bindings/timer/fsl,imxgpt.txt > @@ -33,6 +33,13 @@ Required properties: > an entry for each entry in clock-names. > - clock-names : must include "ipg" entry first, then "per" entry. > > +Optional properties: > + > +- pinctrl-0: For the i.MX GPT to support the Input Capture function, > + the input capture channel pin groups must be listed here. > +- pinctrl-names: must be "default". > + > + > Example: > > gpt1: timer@10003000 { > @@ -43,3 +50,24 @@ gpt1: timer@10003000 { > <&clks IMX27_CLK_PER1_GATE>; > clock-names = "ipg", "per"; > }; > + > + > +Example with input capture channel 0 support: > + > +pinctrl_gpt_input_capture0: gptinputcapture0grp { > + fsl,pins = < > + MX6QDL_PAD_SD1_DAT0__GPT_CAPTURE1 0x1b0b0 > + >; > +}; > + > +gpt: gpt@2098000 { timer@... I don't really think this merits another example though. > + compatible = "fsl,imx6q-gpt", "fsl,imx31-gpt"; > + reg = <0x02098000 0x4000>; > + interrupts = <0 55 IRQ_TYPE_LEVEL_HIGH>; > + clocks = <&clks IMX6QDL_CLK_GPT_IPG>, > + <&clks IMX6QDL_CLK_GPT_IPG_PER>, > + <&clks IMX6QDL_CLK_GPT_3M>; > + clock-names = "ipg", "per", "osc_per"; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_gpt_input_capture0>; > +}; > -- > 2.17.1 >