Received: by 2002:a25:d7c1:0:0:0:0:0 with SMTP id o184csp4232750ybg; Tue, 29 Oct 2019 04:13:49 -0700 (PDT) X-Google-Smtp-Source: APXvYqwGiSjTQnh5zK3cudfu8Fz0J2zo4Jwbw6Oa/nG523PLeO61V64UVGnVybbNtghZXRunkddq X-Received: by 2002:aa7:cd68:: with SMTP id ca8mr25796100edb.58.1572347629794; Tue, 29 Oct 2019 04:13:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1572347629; cv=none; d=google.com; s=arc-20160816; b=EtCtRESQxOAmk+n7AdrP0ukAxfwGNds+CFrEUCwIIF2f4CQMVALHCpA2OJBI03sTsU ek+YGwqtceqCPhYpDu+b6YWSzZ36av0kbFIFzeRDDP4Cjj7rnui/Q7SMQg7r4xK6Lnos ZC8fjUcEMWHygTP91+yHnPqjEONivz1DwEGhJzVmpHNrUX60mHGqdgdXl6eG8R4VGrSD hzjx6w51bPpwFjZno0sI0/P0WynKMLOIoWe3WUaO2GFRnH0bipQNBcKNyvllAKHbW6UN i2xT2sN92biAFok2ry8YTWPpj2G6gkU39EL9Z33IXnzlyIztWSU2rWnURyWOuD//HAXW +ppg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=vyF/QISSJCb/iu6rS6wjZkpjt1WcfYY+i4OiL+tne44=; b=Y7UXF3IZe3nJzLhUWiGgpSI51f6JUsyU1MROxLc+Mk/9MToUhHev40U8Hb5Mue1uJv LCNmqC9j5L/udOIDIe1BB5nhdtciVQy+BQ677+fAmyUMHrAFAGP02oPKrAufa8flgqd5 n4ogHHklFD8RNIjlFAaGqiMFU+SCv+mg86w1ttU2Wb6ymUXgq+kpkcfYCftazGhDfhJj CKK3OF6pOiZB78uKiapex/5iBj6B6vZh7/eATfcvH2tbCarOwAqr7VOW03U5GD1mV9gL pLh4VbMrvlgf+GK30UgnfTVomOrS5im5+tw3lijdmkQZbNSUACIE1HdUfHyCsLI/zmX2 Vb1A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=qIQo2JVu; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z13si8221340ejw.409.2019.10.29.04.13.26; Tue, 29 Oct 2019 04:13:49 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=qIQo2JVu; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729830AbfJ2KPR (ORCPT + 99 others); Tue, 29 Oct 2019 06:15:17 -0400 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:58060 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729337AbfJ2KPQ (ORCPT ); Tue, 29 Oct 2019 06:15:16 -0400 Received: from pps.filterd (m0046668.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id x9TA7LNi016793; Tue, 29 Oct 2019 11:14:52 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=st.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=STMicroelectronics; bh=vyF/QISSJCb/iu6rS6wjZkpjt1WcfYY+i4OiL+tne44=; b=qIQo2JVuHs+ZDbVv72djizFIvb+d5Pos8AhK0LNs2Odq7Ol/N1kO3HUkk+vgIhkefnvk ZN1bs0iy4VzoxDNI+9XPHd8aep8s60diitpQFlb2wKgS84ilGrtqaBgyQJDkeVBH7J4i /XbnlY20Xp9KEiWycN7lUucLpA9i7v9P++arSatZ4YLSq89+KierJ6C4e2jQdKOsxV1A uMLJuofoBIYFqcw9C9LU8dEntlBkJqM8VKi03c1M24QdzL7ocY2F7VOvxNpV4x5+hqnf sN6OuZ64mvJr1kIHWSDDOxqpPFcu7GlzzyC+8baii5oqsT1ul06ehR4mxMf92qy8sACe QQ== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2vvbm0f1y9-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 29 Oct 2019 11:14:52 +0100 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 8355D100038; Tue, 29 Oct 2019 11:14:51 +0100 (CET) Received: from Webmail-eu.st.com (Safex1hubcas23.st.com [10.75.90.46]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 734CB2B28DA; Tue, 29 Oct 2019 11:14:51 +0100 (CET) Received: from SAFEX1HUBCAS22.st.com (10.75.90.93) by SAFEX1HUBCAS23.st.com (10.75.90.46) with Microsoft SMTP Server (TLS) id 14.3.439.0; Tue, 29 Oct 2019 11:14:51 +0100 Received: from localhost (10.201.22.222) by Webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.439.0; Tue, 29 Oct 2019 11:14:50 +0100 From: Christophe Roullier To: , , , , , , CC: , , , , , , Subject: [net: ethernet: stmmac: some fixes and optimizations 1/5] net: ethernet: stmmac: Add support for syscfg clock Date: Tue, 29 Oct 2019 11:14:37 +0100 Message-ID: <20191029101441.17290-2-christophe.roullier@st.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20191029101441.17290-1-christophe.roullier@st.com> References: <20191029101441.17290-1-christophe.roullier@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.201.22.222] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.95,1.0.8 definitions=2019-10-29_03:2019-10-28,2019-10-29 signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add optional support for syscfg clock in dwmac-stm32.c Now Syscfg clock is activated automatically when syscfg registers are used Signed-off-by: Christophe Roullier --- .../net/ethernet/stmicro/stmmac/dwmac-stm32.c | 36 +++++++++++++------ 1 file changed, 25 insertions(+), 11 deletions(-) diff --git a/drivers/net/ethernet/stmicro/stmmac/dwmac-stm32.c b/drivers/net/ethernet/stmicro/stmmac/dwmac-stm32.c index 4ef041bdf6a1..7e6619868cc1 100644 --- a/drivers/net/ethernet/stmicro/stmmac/dwmac-stm32.c +++ b/drivers/net/ethernet/stmicro/stmmac/dwmac-stm32.c @@ -152,23 +152,32 @@ static int stm32mp1_clk_prepare(struct stm32_dwmac *dwmac, bool prepare) int ret = 0; if (prepare) { - ret = clk_prepare_enable(dwmac->syscfg_clk); - if (ret) - return ret; - + if (dwmac->syscfg_clk) { + ret = clk_prepare_enable(dwmac->syscfg_clk); + if (ret) + return ret; + } if (dwmac->clk_eth_ck) { ret = clk_prepare_enable(dwmac->clk_eth_ck); if (ret) { - clk_disable_unprepare(dwmac->syscfg_clk); + if (dwmac->syscfg_clk) + goto unprepare_syscfg; return ret; } } } else { - clk_disable_unprepare(dwmac->syscfg_clk); + if (dwmac->syscfg_clk) + clk_disable_unprepare(dwmac->syscfg_clk); + if (dwmac->clk_eth_ck) clk_disable_unprepare(dwmac->clk_eth_ck); } return ret; + +unprepare_syscfg: + clk_disable_unprepare(dwmac->syscfg_clk); + + return ret; } static int stm32mp1_set_mode(struct plat_stmmacenet_data *plat_dat) @@ -296,7 +305,7 @@ static int stm32mp1_parse_data(struct stm32_dwmac *dwmac, { struct platform_device *pdev = to_platform_device(dev); struct device_node *np = dev->of_node; - int err = 0; + int err; /* Gigabit Ethernet 125MHz clock selection. */ dwmac->eth_clk_sel_reg = of_property_read_bool(np, "st,eth-clk-sel"); @@ -320,13 +329,17 @@ static int stm32mp1_parse_data(struct stm32_dwmac *dwmac, return PTR_ERR(dwmac->clk_ethstp); } - /* Clock for sysconfig */ + /* Optional Clock for sysconfig */ dwmac->syscfg_clk = devm_clk_get(dev, "syscfg-clk"); if (IS_ERR(dwmac->syscfg_clk)) { - dev_err(dev, "No syscfg clock provided...\n"); - return PTR_ERR(dwmac->syscfg_clk); + err = PTR_ERR(dwmac->syscfg_clk); + if (err != -ENOENT) + return err; + dwmac->syscfg_clk = NULL; } + err = 0; + /* Get IRQ information early to have an ability to ask for deferred * probe if needed before we went too far with resource allocation. */ @@ -436,7 +449,8 @@ static int stm32mp1_suspend(struct stm32_dwmac *dwmac) return ret; clk_disable_unprepare(dwmac->clk_tx); - clk_disable_unprepare(dwmac->syscfg_clk); + if (dwmac->syscfg_clk) + clk_disable_unprepare(dwmac->syscfg_clk); if (dwmac->clk_eth_ck) clk_disable_unprepare(dwmac->clk_eth_ck); -- 2.17.1