Received: by 2002:a25:31c3:0:0:0:0:0 with SMTP id x186csp106710ybx; Tue, 29 Oct 2019 15:09:07 -0700 (PDT) X-Google-Smtp-Source: APXvYqykG0EWR8wrYDN7iKqwS4IF8epbRKD+rgKMEFC/MLLYpsaVUGZS8emkk98lgGQIQKVrrqUX X-Received: by 2002:aa7:cd59:: with SMTP id v25mr7028202edw.26.1572386947300; Tue, 29 Oct 2019 15:09:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1572386947; cv=none; d=google.com; s=arc-20160816; b=QvOiP0Km4Cen2HKYCeTqS7SK0Luy2xwUQzCvID7DRZjzECjjlftOTFcR6qJo/O2qlI l/FN0/qK7oi1eUjabMx3dD+YVsbFBz2aSKTXwNnXmaED5TpBxjdtudg59ManKFbFvbAs /bxxmLUmObFhgRBwZD1kZURz7ubYmRLLHJed50mIplMbXx5JoovU7gKvQQYpYNSmQca1 4AuulSmiVCzVwX7nMoGwIpmTsjRhkML+yfW5crAqc/Cu94IdkYUW23Df4Z7qOpp4i1qR GMh6NpMGgJ8/67mtb0FE6onfOlSOd8qjRlz+HQkGuOqy7WSZ73bwcU3FBz1oyGsLgetp VAYA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dmarc-filter:dkim-signature:dkim-signature; bh=V5hixZCCV7ebsYlTAK2WBk2WpnXwUkcRZukeBimgZ/s=; b=tFzeSSckQqkpDgoF6x7U6AMhZzLL1JewBb6XRig7y2ShUFpszMGPn6bDTBteLZO19N ouSb7RV6xiMXBfwMrTzDI3nr17YRyJYASj3livaWu10J01+AE3Z7LJiFMwAVm+hyYdKq HEZV6b+0ZT0CPwXIvDEFCpyCyhx4ZALaCht1qsMBYJcsuKCjPUTCE9Qf9Dc25l388tON zlAS0Sv7oATNTo9tYuZyax9tDfeoTiQmBVcOo07l9MxcySiniRc7iUV6qBP8KJPSn82V kk7PDV8MqhogzZEiIMxZe0BcdJcaiyRASFczTLoJ3ZQIm3Ff4k3HR5oDNeD+rinYDbC/ Wl5g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=Yy3E8WCe; dkim=pass header.i=@codeaurora.org header.s=default header.b=CLXSWkGw; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p19si9257921ejz.365.2019.10.29.15.08.44; Tue, 29 Oct 2019 15:09:07 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=Yy3E8WCe; dkim=pass header.i=@codeaurora.org header.s=default header.b=CLXSWkGw; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1733100AbfJ2TmA (ORCPT + 99 others); Tue, 29 Oct 2019 15:42:00 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:58696 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1732644AbfJ2TlR (ORCPT ); Tue, 29 Oct 2019 15:41:17 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id BA94861068; Tue, 29 Oct 2019 19:41:16 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1572378076; bh=m7MUjWZqECuFAZSrGENljHlPPOvtxA98b4PK/BdQI2A=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=Yy3E8WCewoEMwzJN9fKJqB3fhpyV89Xh0D870sCOlnkS4D8JLiCd5NMVoXiEMv+tM +Ema3IILxqf0cxvmXYR2sun2Fq8vgDBR2LpikcLfamy504hgsdOFNWb99j3aYVmehb /Q38ZvmIARSekErTCAI36qRx4h27agySyU3WwI6A= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_INVALID,DKIM_SIGNED,SPF_NONE autolearn=no autolearn_force=no version=3.4.0 Received: from eberman-linux.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: eberman@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 75E2E61018; Tue, 29 Oct 2019 19:41:15 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1572378075; bh=m7MUjWZqECuFAZSrGENljHlPPOvtxA98b4PK/BdQI2A=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=CLXSWkGwXKk7jEN4oKqwoH1ZkdcLv+WBOBJAGqPbgKCeqo46O0v7+uzUDLrpVBfnL 52iNmhWFkZPwCki3ks7IRhHnb8hPVEnwrvtF7e/FqNDwV25rMdgEt9afF2YPt5zzkS eGcJ90ddBPUs6wup307YTpao9r8SqBsw4ziqmlEo= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 75E2E61018 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=eberman@codeaurora.org From: Elliot Berman To: bjorn.andersson@linaro.org, saipraka@codeaurora.org, agross@kernel.org Cc: tsoni@codeaurora.org, sidgup@codeaurora.org, psodagud@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Elliot Berman Subject: [RFC 08/17] firmware: qcom_scm-64: Move SMC register filling to qcom_scm_call_smccc Date: Tue, 29 Oct 2019 12:40:56 -0700 Message-Id: <1572378065-4490-9-git-send-email-eberman@codeaurora.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1572378065-4490-1-git-send-email-eberman@codeaurora.org> References: <1572378065-4490-1-git-send-email-eberman@codeaurora.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org qcom_scm_call_smccc should be responsible for converting qcom_scm_desc into arguments for smc call. Consolidate the dispersed logic to convert qcom_scm_desc into smc arguments inside qcom_scm_call_smccc. Signed-off-by: Elliot Berman --- drivers/firmware/qcom_scm-64.c | 44 ++++++++++++++++++++++++------------------ 1 file changed, 25 insertions(+), 19 deletions(-) diff --git a/drivers/firmware/qcom_scm-64.c b/drivers/firmware/qcom_scm-64.c index 6660539..c83eb1d 100644 --- a/drivers/firmware/qcom_scm-64.c +++ b/drivers/firmware/qcom_scm-64.c @@ -54,6 +54,10 @@ struct qcom_scm_desc { u32 owner; }; +struct arm_smccc_args { + unsigned long a[8]; +}; + static u64 qcom_smccc_convention = -1; static DEFINE_MUTEX(qcom_scm_lock); @@ -64,28 +68,23 @@ static DEFINE_MUTEX(qcom_scm_lock); #define SMCCC_N_REG_ARGS 4 #define SMCCC_FIRST_REG_IDX 2 #define SMCCC_N_EXT_ARGS (MAX_QCOM_SCM_ARGS - SMCCC_N_REG_ARGS + 1) +#define SMCCC_LAST_REG_IDX (SMCCC_FIRST_REG_IDX + SMCCC_N_REG_ARGS - 1) -static void __qcom_scm_call_do_quirk(const struct qcom_scm_desc *desc, - struct arm_smccc_res *res, u64 x5, u32 type) +static void __qcom_scm_call_do_quirk(const struct arm_smccc_args *smc, + struct arm_smccc_res *res) { - u64 cmd; + unsigned long a0 = smc->a[0]; struct arm_smccc_quirk quirk = { .id = ARM_SMCCC_QUIRK_QCOM_A6 }; - cmd = ARM_SMCCC_CALL_VAL( - type, - qcom_smccc_convention, - desc->owner, - SMCCC_FUNCNUM(desc->svc, desc->cmd)); - quirk.state.a6 = 0; do { - arm_smccc_smc_quirk(cmd, desc->arginfo, desc->args[0], - desc->args[1], desc->args[2], x5, - quirk.state.a6, 0, res, &quirk); + arm_smccc_smc_quirk(a0, smc->a[1], smc->a[2], smc->a[3], + smc->a[4], smc->a[5], quirk.state.a6, + smc->a[7], res, &quirk); if (res->a0 == QCOM_SCM_INTERRUPTED) - cmd = res->a0; + a0 = res->a0; } while (res->a0 == QCOM_SCM_INTERRUPTED); } @@ -95,13 +94,21 @@ static int ___qcom_scm_call_smccc(struct device *dev, { int arglen = desc->arginfo & 0xf; int i; - u32 fn_id = SMCCC_FUNCNUM(svc_id, cmd_id); - u64 x5 = desc->args[SMCCC_N_REG_ARGS - 1]; dma_addr_t args_phys = 0; void *args_virt = NULL; size_t alloc_len; gfp_t flag = atomic ? GFP_ATOMIC : GFP_KERNEL; struct arm_smccc_res res; + struct arm_smccc_args smc = {0}; + + smc.a[0] = ARM_SMCCC_CALL_VAL( + atomic ? ARM_SMCCC_FAST_CALL : ARM_SMCCC_STD_CALL, + qcom_smccc_convention, + desc->owner, + SMCCC_FUNCNUM(desc->svc, desc->cmd)); + smc.a[1] = desc->arginfo; + for (i = 0; i < SMCCC_N_REG_ARGS; i++) + smc.a[i + SMCCC_FIRST_REG_IDX] = desc->args[i]; if (unlikely(arglen > SMCCC_N_REG_ARGS)) { alloc_len = SMCCC_N_EXT_ARGS * sizeof(u64); @@ -132,19 +139,18 @@ static int ___qcom_scm_call_smccc(struct device *dev, return -ENOMEM; } - x5 = args_phys; + smc.a[SMCCC_LAST_REG_IDX] = args_phys; } if (atomic) { - __qcom_scm_call_do_quirk(desc, &res, x5, ARM_SMCCC_FAST_CALL); + __qcom_scm_call_do_quirk(&smc, &res); } else { int retry_count = 0; do { mutex_lock(&qcom_scm_lock); - __qcom_scm_call_do_quirk(desc, &res, x5, - ARM_SMCCC_STD_CALL); + __qcom_scm_call_do_quirk(&smc, &res); mutex_unlock(&qcom_scm_lock); -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project