Received: by 2002:a25:31c3:0:0:0:0:0 with SMTP id x186csp447392ybx;
        Wed, 30 Oct 2019 18:05:02 -0700 (PDT)
X-Google-Smtp-Source: APXvYqwB6cmd6a8EVo4air6cKTMCsudVB2m/Fqp3W4i/TQdgNIb7WX34w7aBeev11Uy10vzLByHg
X-Received: by 2002:a05:6402:154f:: with SMTP id p15mr3005080edx.114.1572483902112;
        Wed, 30 Oct 2019 18:05:02 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1572483902; cv=none;
        d=google.com; s=arc-20160816;
        b=fjbfj+cDKpmoG9ZAtEiisejCoTv334I9TtrLkOF85DLxBHqlhxQ2qCep4NdqK7QkEt
         z7d0BjHt874oCkcBFTr2+nLDD+AdTnEBGb3UvIuWYj5e4SUG7Q6ZL36T2Tq43uFJcwBe
         vxLyjmdfelgpYxNktV0Ip814DMhMCenBCtfvR7cL4Jo4/zEcMoUREeW4AMIBo8q2n97j
         1d7K7uCINaI3wpb9XPbonWodUauDdTkkX4ImH5ixH5tfKl3IlD8u+8S0lko55KUwt89i
         Rf3aOGqdB/G4/5T0uIWNIlRntEEzd1JtgJp6CPDIx39y2QWbDcyxJwDcO7emnwCbAAvt
         mN8g==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:to:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:from;
        bh=ByDeYb07Rte9DOsd9vU8TTDm9OtxaU1VF0XSEUNhBRQ=;
        b=FNswCWvK+biAzTTRlXjpKy092Jy38QxyBkRpTmJKZC1aKKj88TyC3B/BHiv1q9in6c
         9/DQW4iPe/gRlrjbAED8NXjdjEMW3pu0HMclrETxCYwZToAyeAQHShPpZaMN/sDxaiSL
         Mv0kiufHB6g7sJexpJ0A5NGP/FhRPoQRCP/mHl8JnFbfO+hZQ9xc6u9exyq72ObzGtpK
         sXGMWaZkdvBqEI+0BL0as0Kvaus0AZqlNv3BGNKynyrNbzyLUWpw58M24mgjKCZpB4Pj
         ulw+PtYMMaxjJNu/LhzH0FIlol5+d1jcSxkf3vnafEA5Nwgs3li3WwrinfZ0/di0POUA
         GwDQ==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=fail header.i=@nvidia.com header.s=n1 header.b=Ab6FjmnA;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id p22si2432457ejz.381.2019.10.30.18.04.38;
        Wed, 30 Oct 2019 18:05:02 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       dkim=fail header.i=@nvidia.com header.s=n1 header.b=Ab6FjmnA;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727935AbfJaAHb (ORCPT <rfc822;xiaochao379261131@gmail.com>
        + 99 others); Wed, 30 Oct 2019 20:07:31 -0400
Received: from hqemgate15.nvidia.com ([216.228.121.64]:10945 "EHLO
        hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726691AbfJaAHb (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 30 Oct 2019 20:07:31 -0400
Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5dba25c90000>; Wed, 30 Oct 2019 17:07:37 -0700
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate102.nvidia.com (PGP Universal service);
  Wed, 30 Oct 2019 17:07:30 -0700
X-PGP-Universal: processed;
        by hqpgpgate102.nvidia.com on Wed, 30 Oct 2019 17:07:30 -0700
Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL105.nvidia.com
 (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 31 Oct
 2019 00:07:29 +0000
Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL111.nvidia.com
 (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Thu, 31 Oct 2019 00:07:30 +0000
Received: from vdumpa-ubuntu.nvidia.com (Not Verified[172.17.173.140]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5dba25c10003>; Wed, 30 Oct 2019 17:07:29 -0700
From:   Krishna Reddy <vdumpa@nvidia.com>
CC:     <joro@8bytes.org>, <will@kernel.org>, <robin.murphy@arm.com>,
        <linux-arm-kernel@lists.infradead.org>,
        <iommu@lists.linux-foundation.org>, <linux-kernel@vger.kernel.org>,
        <linux-tegra@vger.kernel.org>, <treding@nvidia.com>,
        <yhsu@nvidia.com>, <snikam@nvidia.com>, <praithatha@nvidia.com>,
        <talho@nvidia.com>, <avanbrunt@nvidia.com>, <bbiswas@nvidia.com>,
        <olof@lixom.net>, <jtukkinen@nvidia.com>, <mperttunen@nvidia.com>,
        <nicolinc@nvidia.com>, Krishna Reddy <vdumpa@nvidia.com>
Subject: [PATCH v4 2/6] dt-bindings: arm-smmu: Add binding for Tegra194 SMMU
Date:   Wed, 30 Oct 2019 17:07:13 -0700
Message-ID: <1572480437-28449-3-git-send-email-vdumpa@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1572480437-28449-1-git-send-email-vdumpa@nvidia.com>
References: <1572480437-28449-1-git-send-email-vdumpa@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1572480457; bh=ByDeYb07Rte9DOsd9vU8TTDm9OtxaU1VF0XSEUNhBRQ=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=Ab6FjmnAu/ey/xbDiaeeUmobNdpKbr+oIPdhf9eZ0LUMowGy1rXKNG8ic9tkTxm0C
         9mQKhKGqbDfbGc19AuKiFaYaQLBLmU6mYH3i4sJzeJoPuBGvQrUSl+0xOA994KPYn3
         7eqlXcGRAjK3ktPZX+6U/nMsHT7zUwpLAHl+vnVXZ5eV3Rl0jqoFgMxo3nAt3XJoI+
         ayl6cEKLyqNUbi+qvYm0/RVhZe2jFx+/U0TZhZ6HmaeHutUhV5Q0BQKPayztWrUFbu
         c9KkmBrFZRLo8QB/pY6uqM19ixT30aDl25ODVqGfrb1mjugqUQIhBDjhKdTSomPt1H
         52e80uaPUN64g==
To:     unlisted-recipients:; (no To-header on input)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add binding for NVIDIA's Tegra194 Soc SMMU that is based
on ARM MMU-500.

Signed-off-by: Krishna Reddy <vdumpa@nvidia.com>
---
 Documentation/devicetree/bindings/iommu/arm,smmu.txt | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu.txt b/Documentation/devicetree/bindings/iommu/arm,smmu.txt
index 3133f3b..1d72fac 100644
--- a/Documentation/devicetree/bindings/iommu/arm,smmu.txt
+++ b/Documentation/devicetree/bindings/iommu/arm,smmu.txt
@@ -31,6 +31,10 @@ conditions.
                   as below, SoC-specific compatibles:
                   "qcom,sdm845-smmu-500", "arm,mmu-500"
 
+                  NVIDIA SoCs that use more than one ARM MMU-500 together
+                  needs following SoC-specific compatibles along with "arm,mmu-500":
+                  "nvidia,tegra194-smmu"
+
 - reg           : Base address and size of the SMMU.
 
 - #global-interrupts : The number of global interrupts exposed by the
-- 
2.7.4