Received: by 2002:a25:31c3:0:0:0:0:0 with SMTP id x186csp449649ybx; Wed, 30 Oct 2019 18:07:10 -0700 (PDT) X-Google-Smtp-Source: APXvYqxAazI3AT3LNedL4rPnbi11mqBBxduXN8aZo4oAx2x0/JHLT+nbaVUnkosI1XwF332FPaIA X-Received: by 2002:aa7:db46:: with SMTP id n6mr3080825edt.46.1572484030239; Wed, 30 Oct 2019 18:07:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1572484030; cv=none; d=google.com; s=arc-20160816; b=wjXaGbsfSriPyLjAIZy1ieU7E5Xg6vw7dMdJk2V+1392zaJChGo4EIRgQG+6PkP39t 8Xpey0yfRT4GIuXPXJMyHifO2wsJ6nHnw0hTj+Cu9lIBia9BxFciaK04dAQC7cVjEJk0 f/dCahLYAmsvWsvCt0EG/+pjVjh39RN4skju95R/L2r7K2MEnudVv1Il43he6jFn92jz hqRTfKVb3V3t0EjTLMPYg8OCLsybFanO6P4qbsnUehmFYf/fj7jboy6ikB0mNYJMNd2K FsOeVrpgh0c/RbdFV6C7hqZudfC+pfxjjo61eIksLHKevcE6R21ZkT7aO8MHYilKuBGJ CK7g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:to:dkim-signature:mime-version:message-id :date:subject:cc:from; bh=twA38AxT+vglESgZl57xrwZUdLq1unS/ukF862ESTCs=; b=ua0mgoJekvC6Cg1WxvDF+9ABvPLiEx8wrKBn7MVdkWushqK5ucw2sx+aRqPtMzNOYt QKlfoKCafkJ0UeOb/McOGCw+ITSdzJasPJJgf6QIEkALLj8IUIHGG/um191ZlbzGs2bw 3ZIeRMYAV7HvyDFGycITx9zI4/Zm7qvMwpRHdRPBWyW4woQjmrn3aXVe4SbosWGuWhaD hMrGqStrbzQHHkf+oT0S5b626Hwm99r6rkMJ29rStkaqTYmt1Txw7Z4RxS9+wBTwofN1 jOvksr/6h6bK66V5ZBkHZMLIqBbkTNkY690bnQuavRnuWNEtiLhe1cRVRJLyHmzg8KEh m+Og== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@nvidia.com header.s=n1 header.b=CXOTXa9h; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b12si2999940edk.16.2019.10.30.18.06.46; Wed, 30 Oct 2019 18:07:10 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@nvidia.com header.s=n1 header.b=CXOTXa9h; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727920AbfJaAHb (ORCPT + 99 others); Wed, 30 Oct 2019 20:07:31 -0400 Received: from hqemgate14.nvidia.com ([216.228.121.143]:3008 "EHLO hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726759AbfJaAHb (ORCPT ); Wed, 30 Oct 2019 20:07:31 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Wed, 30 Oct 2019 17:07:36 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Wed, 30 Oct 2019 17:07:30 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Wed, 30 Oct 2019 17:07:30 -0700 Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 31 Oct 2019 00:07:29 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Thu, 31 Oct 2019 00:07:29 +0000 Received: from vdumpa-ubuntu.nvidia.com (Not Verified[172.17.173.140]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Wed, 30 Oct 2019 17:07:29 -0700 From: Krishna Reddy CC: , , , , , , , , , , , , , , , , , , Krishna Reddy Subject: [PATCH v4 0/6] Nvidia Arm SMMUv2 Implementation Date: Wed, 30 Oct 2019 17:07:11 -0700 Message-ID: <1572480437-28449-1-git-send-email-vdumpa@nvidia.com> X-Mailer: git-send-email 2.7.4 X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1572480456; bh=twA38AxT+vglESgZl57xrwZUdLq1unS/ukF862ESTCs=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: X-NVConfidentiality:MIME-Version:Content-Type; b=CXOTXa9hDqtYTPrMUbv9IfoOpO1/9f9EMLBpdpoSn/wVbLzM2MUmiJbuX19RhEED5 cRqL83gefTkE5qRcLQqUj3AeUxKVImFw6srlsXgK/TD21H9rHkLtByRtQgneUKgp/j pO7ItNbHh9tNWRuWYejbSAmpotFxxVnf0SlPz43D6W3/dlONflBdcVZCB8x5+sNiaE BuUki5rEoQxXfhU0sf22IksBlRcasT+hvRYTzQ2v0UIF4QMGOKSvCPfCNKvyNgBMgG 6osi9xp+E0Q/pGpH3D3ke0shqbjzBCmE2HBGmZTq1pWp4KJxj0u2UuSXbLoPy7yUZV VvoYeDvWLT4Qg== To: unlisted-recipients:; (no To-header on input) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Changes in v4: Rebased on top of https://git.kernel.org/pub/scm/linux/kernel/git/will/linux.git/ for-joerg/arm-smmu/updates. Updated arm-smmu-nvidia.c to use the tlb_sync implementation hook. Dropped patch that updates arm_smmu_flush_ops for override as it is no longer necessary. v3 - https://lkml.org/lkml/2019/10/18/1601 v2 - https://lkml.org/lkml/2019/9/2/980 v1 - https://lkml.org/lkml/2019/8/29/1588 Krishna Reddy (6): iommu/arm-smmu: add NVIDIA implementation for dual ARM MMU-500 usage dt-bindings: arm-smmu: Add binding for Tegra194 SMMU iommu/arm-smmu: Add global/context fault implementation hooks arm64: tegra: Add Memory controller DT node on T194 arm64: tegra: Add DT node for T194 SMMU arm64: tegra: enable SMMU for SDHCI and EQOS on T194 .../devicetree/bindings/iommu/arm,smmu.txt | 4 + MAINTAINERS | 2 + arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi | 4 + arch/arm64/boot/dts/nvidia/tegra194.dtsi | 88 +++++++ drivers/iommu/Makefile | 2 +- drivers/iommu/arm-smmu-impl.c | 3 + drivers/iommu/arm-smmu-nvidia.c | 261 +++++++++++++++++++++ drivers/iommu/arm-smmu.c | 11 +- drivers/iommu/arm-smmu.h | 4 + 9 files changed, 376 insertions(+), 3 deletions(-) create mode 100644 drivers/iommu/arm-smmu-nvidia.c -- 2.7.4