Received: by 2002:a25:31c3:0:0:0:0:0 with SMTP id x186csp450291ybx; Wed, 30 Oct 2019 18:07:46 -0700 (PDT) X-Google-Smtp-Source: APXvYqyoVs2DKiZxR+R/d8xdPo/jB7LybbkhCVXQXEfs8BWjt5t85mAAJ7dQGeaEK8psSBCu1sAL X-Received: by 2002:a17:906:24d3:: with SMTP id f19mr1166252ejb.267.1572484066646; Wed, 30 Oct 2019 18:07:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1572484066; cv=none; d=google.com; s=arc-20160816; b=BOykm337H2Kan4iatxxnHZLdG0718QtPfuxOqVr5YfOwWs56vR1cLbVRnqkVkox078 ZWPk4zJZ+QZDYK8kmoY8aHQBMjT+cBM4cSUAhGr92yyq+lZ3MjkdtqEAmVSXVGewWqZ9 GeQEuLcKA3Vr0WBavbZT+peDBZwmJJP+djFmM+mQOtYxEEDlTqGPGxXBvFA+MNsw6dUu YfbhkqMFLyUdU0IrtaGDDw/aYXGtti/hyuTQ0lMnmlL0e9sBTV4/CNASffYl6y6wLuC5 Y1IhO8Bee2RpWQ+db7229xsAlq+uBZLViAo2g2t0IoL5FktTAA2aEBG5EDdFDiZqag5H sjAQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:to:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:from; bh=hRANYpP2XS4X2iTAl/T+hd2FdaXreD0LfCPfta2oI4c=; b=EOlsootT9LD3GBT2X7KTeCdOSF70UsvA+cdinXq3fHXbz6U8z2fSmHoBkYjzioufnb wDx/lEgYIM904BpLaS+SVPoIUWFAmrLF81/eXdtiula278+yrKuYKQ6IbHw+Fwh/THXX zP91ODvt+x3AMrA0nA9XgxCeZIS3P6rfzb3dsr/mUzno2QDv7qxGX7XaY/2nmzKXMEVc PlmUGP/iRaIyh/4l9GpQaL6Rnz13rBFuKowzfvFg//6n8RQbO0ZQCfTL3abwg4qdzZhP LQJA/KnPE6XhplhyMZBHtdUpxmk/bjexKQNiIR5/OdgR+qezDWyn5NRVH3MZcfy+wA/j 02ag== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@nvidia.com header.s=n1 header.b="A+/XV1P0"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x37si3096973edd.228.2019.10.30.18.07.23; Wed, 30 Oct 2019 18:07:46 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@nvidia.com header.s=n1 header.b="A+/XV1P0"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728014AbfJaAHx (ORCPT + 99 others); Wed, 30 Oct 2019 20:07:53 -0400 Received: from hqemgate16.nvidia.com ([216.228.121.65]:16479 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727872AbfJaAHb (ORCPT ); Wed, 30 Oct 2019 20:07:31 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Wed, 30 Oct 2019 17:07:36 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Wed, 30 Oct 2019 17:07:31 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Wed, 30 Oct 2019 17:07:31 -0700 Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 31 Oct 2019 00:07:30 +0000 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 31 Oct 2019 00:07:30 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Thu, 31 Oct 2019 00:07:30 +0000 Received: from vdumpa-ubuntu.nvidia.com (Not Verified[172.17.173.140]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Wed, 30 Oct 2019 17:07:30 -0700 From: Krishna Reddy CC: , , , , , , , , , , , , , , , , , , Krishna Reddy Subject: [PATCH v4 4/6] arm64: tegra: Add Memory controller DT node on T194 Date: Wed, 30 Oct 2019 17:07:15 -0700 Message-ID: <1572480437-28449-5-git-send-email-vdumpa@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1572480437-28449-1-git-send-email-vdumpa@nvidia.com> References: <1572480437-28449-1-git-send-email-vdumpa@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1572480456; bh=hRANYpP2XS4X2iTAl/T+hd2FdaXreD0LfCPfta2oI4c=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=A+/XV1P0Z9ui7GnEtzCXA/B0bpCu2hyHBepqr2LO38YNOjmtui27qfxBGe/NC2lpB jCQy0UeWlsb2mlOeas3GLUuvwxAI0B9Pysmsab0kGBg+9do7v7rITFo+8WLgeMi71i 9ct9tXdY5ONhGVsfP6kLTmMo477vSRdp/GAgdiglFa1GwUgCBEamWLSken2br/78sj 63BY25lX+eG/H77ZPbfXXD8XYKtnsiJ/7j7b0cjfu3mPM6YgODmRijAHPM8BLwSq9s Ktsg/I1wE640vMCD2BZtdXmLLC9GXM0kuVXxuqe0MDvpIGFn/O4P8HdaR7z83U7Go0 5kJblyH/dLJ0g== To: unlisted-recipients:; (no To-header on input) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add Memory controller DT node on T194 and enable it. This patch is a prerequisite for SMMU enable on T194. Signed-off-by: Krishna Reddy --- arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi | 4 ++++ arch/arm64/boot/dts/nvidia/tegra194.dtsi | 6 ++++++ 2 files changed, 10 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi b/arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi index 4c38426..82a02490 100644 --- a/arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi @@ -47,6 +47,10 @@ }; }; + memory-controller@2c00000 { + status = "okay"; + }; + serial@3110000 { status = "okay"; }; diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi index 3c0cf54..1e0b54b 100644 --- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi @@ -163,6 +163,12 @@ }; }; + memory-controller@2c00000 { + compatible = "nvidia,tegra186-mc"; + reg = <0x02c00000 0xb0000>; + status = "disabled"; + }; + uarta: serial@3100000 { compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart"; reg = <0x03100000 0x40>; -- 2.7.4