Received: by 2002:a25:31c3:0:0:0:0:0 with SMTP id x186csp1085206ybx; Thu, 31 Oct 2019 05:32:25 -0700 (PDT) X-Google-Smtp-Source: APXvYqw4pUPIcgweN4V4sspFImypa1K/4B20gfx9yCj3k4n40kSGiQabL2BG8KHTkULrkMquDGaa X-Received: by 2002:a50:870c:: with SMTP id i12mr5572018edb.16.1572525145376; Thu, 31 Oct 2019 05:32:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1572525145; cv=none; d=google.com; s=arc-20160816; b=yhecxYRNjrM9gf9CuNXP3MgDteYicYLhxskQMm0t2FhPiOvaWD7ywLM1iIZ/TEL5KC Pr2VyOKcFaL4B6EQirh3Ck/qtE2qoRhJTc42f68f5ipiTMXF+hhWG/y6+s0Kg8qgL79C iuvDh3O5hGmK4D+p42XGvYTMUXPljbhaDbRSyuHqytNBIoN58/rREuJ1jH7knqexx/lE Pjl0FoIg20a5bKj04y4PbMXmYXC7AW8AS/PAxNQopYrEk3xQKDNmMIKArfwkly/B97Up dqhS4mZs9gVA1utUWgCaDyQ0mTPKoQSUf0GGtm0u0qpACgYYhc1zoGUYPz7XWVDKFQOJ KF5w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=L36yhhdynvYVY+TShwfA0Bhl1r4mffURb+EBrQF9gKk=; b=S+vWylBP95yLj/XcvWNgSIm8S1NzJvvMGhh/8hRzWOk9BIQzxxPaoOy15nyF5oolNY xoDMWXptaJtroY/DpxSLdoxJuMqlXbQuU19QQtGGOSEHhipSZDkgnR0FrA4AuwUGLC4u CjYe5xDAPqnHqyWBxBu8VBbz+9sFHZakUYs3cuEZjTNSj+sYXK9ljbbBeRXTcXEv0urn UK9pZSrZvHnDJKnldrp0qIUu4Hsuww1ZnrqrApaZdS+oWcKN0YMzM9Nb+i5gMvTK1KRO RTmfXxlzA3Yl0k6HX9L8ScjTGgZgVAhr9jIMtAWZmjpYykGeFpUZmY/SpGb6juICQDVW 8w3A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=hZwNCeV0; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id pw7si3305582ejb.157.2019.10.31.05.32.01; Thu, 31 Oct 2019 05:32:25 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=hZwNCeV0; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727012AbfJaMbY (ORCPT + 99 others); Thu, 31 Oct 2019 08:31:24 -0400 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:13350 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726552AbfJaMbR (ORCPT ); Thu, 31 Oct 2019 08:31:17 -0400 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx08-00178001.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id x9VCQaIl028820; Thu, 31 Oct 2019 13:30:50 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=st.com; h=from : to : cc : subject : date : message-id : mime-version : content-type; s=STMicroelectronics; bh=L36yhhdynvYVY+TShwfA0Bhl1r4mffURb+EBrQF9gKk=; b=hZwNCeV0xEvhrGeulpsouJPO18vN4wZjzkNBh2T0NPOiJrfZJSXxflA/SpZVj8QjZTrp 6ll8NBUTTZtsi6cCL2RFUN4M/tMFU9hBxf8Sg76ZsvbB/cf5QJHnTZ84EJD/1reV24Au kToKzeMtDgAfdV5iMrvyV/hXCmx8kTfkOA1G6trbZ75TeLNtTXTBTenqIk0oPuNC1GXb SkZTjuSDvD9vCFuc0zoXr4SnxiyAi3Vvz9jIbMLOvOfJw6A+9hepDA7tTKxnkBxrLOi4 X0zTv7LHQk8uWTPL3x/1nRlRVI4FnGG6DIhJ+En2Ba9BD4opWcvdFQ6c0DgjIaTEgdcw wg== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2vxwhusser-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 31 Oct 2019 13:30:50 +0100 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 7F52D10002A; Thu, 31 Oct 2019 13:30:49 +0100 (CET) Received: from Webmail-eu.st.com (Safex1hubcas23.st.com [10.75.90.46]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 5EFBD2B7837; Thu, 31 Oct 2019 13:30:49 +0100 (CET) Received: from SAFEX1HUBCAS22.st.com (10.75.90.93) by SAFEX1HUBCAS23.st.com (10.75.90.46) with Microsoft SMTP Server (TLS) id 14.3.439.0; Thu, 31 Oct 2019 13:30:49 +0100 Received: from localhost (10.201.20.122) by Webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.439.0; Thu, 31 Oct 2019 13:30:48 +0100 From: Benjamin Gaignard To: , , , , , , , , , , , CC: , , , , , Subject: [PATCH 0/4] Convert STM32 Timer mdf bindings to yaml Date: Thu, 31 Oct 2019 13:30:36 +0100 Message-ID: <20191031123040.26316-1-benjamin.gaignard@st.com> X-Mailer: git-send-email 2.15.0 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.201.20.122] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.95,1.0.8 definitions=2019-10-31_05:2019-10-30,2019-10-31 signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This series converts STM32 Timer mfd bindings to json-schema. The original binding split between all the subnode remains the same that why subnode bindings are converted first and then included in the mfd binding. Benjamin Gaignard (4): dt-bindings: counter: Convert stm32 counter bindings to json-schema dt-bindings: iio: timer: Convert stm32 IIO trigger bindings to json-schema dt-bindings: pwm: Convert stm32 pwm bindings to json-schema dt-bindings: mfd: Convert stm32 timers bindings to json-schema .../bindings/counter/st,stm32-timer-cnt.yaml | 38 +++++++++ .../bindings/counter/stm32-timer-cnt.txt | 31 -------- .../bindings/iio/timer/st,stm32-timer-trigger.yaml | 44 +++++++++++ .../bindings/iio/timer/stm32-timer-trigger.txt | 25 ------ .../devicetree/bindings/mfd/st,stm32-timers.yaml | 91 ++++++++++++++++++++++ .../devicetree/bindings/mfd/stm32-timers.txt | 73 ----------------- .../devicetree/bindings/pwm/pwm-stm32.txt | 38 --------- .../devicetree/bindings/pwm/st,stm32-pwm.yaml | 51 ++++++++++++ 8 files changed, 224 insertions(+), 167 deletions(-) create mode 100644 Documentation/devicetree/bindings/counter/st,stm32-timer-cnt.yaml delete mode 100644 Documentation/devicetree/bindings/counter/stm32-timer-cnt.txt create mode 100644 Documentation/devicetree/bindings/iio/timer/st,stm32-timer-trigger.yaml delete mode 100644 Documentation/devicetree/bindings/iio/timer/stm32-timer-trigger.txt create mode 100644 Documentation/devicetree/bindings/mfd/st,stm32-timers.yaml delete mode 100644 Documentation/devicetree/bindings/mfd/stm32-timers.txt delete mode 100644 Documentation/devicetree/bindings/pwm/pwm-stm32.txt create mode 100644 Documentation/devicetree/bindings/pwm/st,stm32-pwm.yaml -- 2.15.0