Received: by 2002:a25:31c3:0:0:0:0:0 with SMTP id x186csp1085675ybx; Thu, 31 Oct 2019 05:32:47 -0700 (PDT) X-Google-Smtp-Source: APXvYqxekTAMnzDDbBHcbrmzByDoKTh7zTDM+zGMVOv80JVN9xY92eaHMiPo/yY5SElctPNEjmRd X-Received: by 2002:aa7:c645:: with SMTP id z5mr5758910edr.204.1572525166966; Thu, 31 Oct 2019 05:32:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1572525166; cv=none; d=google.com; s=arc-20160816; b=RTjpC2yJNoMSjAY+rPYqy4DaddY2IVvpOfVooFtp+XhY6++dUCp6H1Ew5oNdQeJ/yB 3vZBjKjAKCZLaF523E3L83Uas6F0/RZ/smr0IirmaxFwVxluZJedP7lbj8JDL/MrhYcb 3mrZkfJxc51/BWJXTRd0qrHoYE9rIsI2bu+PTvV2t07lFjtGWrsW/BKSLDFo1gAh3o0B B43p/lWlV8v+fpYhLX2op1vO5rNq4NJDF7HTgVGMjda3q7+jWsAEBMbsetwP+IwalJdi dIlZ0ILhe+O3X7Hv94j3+P2SygFyvebTMddzA8sEcqMNmIi/RmDLs0uO6fVnohYtznO/ kt8w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=XobN5zu4BmNIGNVaY/JnEEHn+q2OpaXORVnInB3cdq4=; b=CuDPbTBUqaBihHmLJ4RulQb62QGpB6ooo+HHXqMdE1ndYNBSY9L1wbaPYlIKWHgW+F ozg5tAEqfE8iiUwrt/d3ymhjZe8GbLXVajNj0RbCJc3QUKQhI/YmLkQHZZ/6VlzuHSQB XnsDAMDsbjjERcpDkoztud3wVPs1G9ktFtQC4yzKhwxJhkvle+2mLYafs1Eg2Pa3uDQP 3GtazGrrOMfuoD9XXBcPNmT+Yi8F0jgtvCAnSBxAk9NzJ2p+PYVecrBIn5rBEzK0aZo8 8OBY4fHZFjvaZE0cHRn9vPtUai32R5XQk2DB5+lRZB4VzxVd7jVZzLsF4Kt9g0toHnMn UlFA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=eWEB6+B1; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u24si4388264edl.447.2019.10.31.05.32.22; Thu, 31 Oct 2019 05:32:46 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=eWEB6+B1; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726913AbfJaMbT (ORCPT + 99 others); Thu, 31 Oct 2019 08:31:19 -0400 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:13352 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726538AbfJaMbR (ORCPT ); Thu, 31 Oct 2019 08:31:17 -0400 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx08-00178001.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id x9VCQm2j029135; Thu, 31 Oct 2019 13:30:55 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=st.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=STMicroelectronics; bh=XobN5zu4BmNIGNVaY/JnEEHn+q2OpaXORVnInB3cdq4=; b=eWEB6+B1HOrepyJ4WJRDLMyuI9PXQWASN9adjrKxVIyL5yRCbF9YLcc/yPdmdPJYV3QT 2GHYgLY0xbpRqrX6IU1yZuwPpu89k2qmlIfcPZ86JtwCCIXQ1tRpT9T/Kv3zpqIzA/oz mTnH+WpF2bILB+mT+AlcIMeR7BnVHXs7M4S/PmFXdFlj6RDPwa8l5xtRULy1QdmM+RY5 wOHeANc7j91gtBY3FtBXjwUtro+MQg4q9gdJOFyeT4Z5UdvkeU+2+bTFdC8V34jMJrYx 9biD4wHrOdpRH6hCWFr6Q+2+r8qQFJnUevIcG/X3Te/Ffy/2L8xpL+2bDpkWjqvGJr9r fg== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2vxwhussfa-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 31 Oct 2019 13:30:55 +0100 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id E0C8C100039; Thu, 31 Oct 2019 13:30:53 +0100 (CET) Received: from Webmail-eu.st.com (Safex1hubcas21.st.com [10.75.90.44]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id CE8D12B7837; Thu, 31 Oct 2019 13:30:53 +0100 (CET) Received: from SAFEX1HUBCAS22.st.com (10.75.90.93) by SAFEX1HUBCAS21.st.com (10.75.90.44) with Microsoft SMTP Server (TLS) id 14.3.439.0; Thu, 31 Oct 2019 13:30:53 +0100 Received: from localhost (10.201.20.122) by Webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.439.0; Thu, 31 Oct 2019 13:30:53 +0100 From: Benjamin Gaignard To: , , , , , , , , , , , CC: , , , , , Subject: [PATCH 3/4] dt-bindings: pwm: Convert stm32 pwm bindings to json-schema Date: Thu, 31 Oct 2019 13:30:39 +0100 Message-ID: <20191031123040.26316-4-benjamin.gaignard@st.com> X-Mailer: git-send-email 2.15.0 In-Reply-To: <20191031123040.26316-1-benjamin.gaignard@st.com> References: <20191031123040.26316-1-benjamin.gaignard@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.201.20.122] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.95,1.0.8 definitions=2019-10-31_05:2019-10-30,2019-10-31 signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert the STM32 pwm binding to DT schema format using json-schema Signed-off-by: Benjamin Gaignard --- .../devicetree/bindings/pwm/pwm-stm32.txt | 38 ---------------- .../devicetree/bindings/pwm/st,stm32-pwm.yaml | 51 ++++++++++++++++++++++ 2 files changed, 51 insertions(+), 38 deletions(-) delete mode 100644 Documentation/devicetree/bindings/pwm/pwm-stm32.txt create mode 100644 Documentation/devicetree/bindings/pwm/st,stm32-pwm.yaml diff --git a/Documentation/devicetree/bindings/pwm/pwm-stm32.txt b/Documentation/devicetree/bindings/pwm/pwm-stm32.txt deleted file mode 100644 index a8690bfa5e1f..000000000000 --- a/Documentation/devicetree/bindings/pwm/pwm-stm32.txt +++ /dev/null @@ -1,38 +0,0 @@ -STMicroelectronics STM32 Timers PWM bindings - -Must be a sub-node of an STM32 Timers device tree node. -See ../mfd/stm32-timers.txt for details about the parent node. - -Required parameters: -- compatible: Must be "st,stm32-pwm". -- pinctrl-names: Set to "default". -- pinctrl-0: List of phandles pointing to pin configuration nodes for PWM module. - For Pinctrl properties see ../pinctrl/pinctrl-bindings.txt -- #pwm-cells: Should be set to 3. This PWM chip uses the default 3 cells - bindings defined in pwm.txt. - -Optional parameters: -- st,breakinput: One or two to describe break input configurations. - "index" indicates on which break input (0 or 1) the configuration - should be applied. - "level" gives the active level (0=low or 1=high) of the input signal - for this configuration. - "filter" gives the filtering value to be applied. - -Example: - timers@40010000 { - #address-cells = <1>; - #size-cells = <0>; - compatible = "st,stm32-timers"; - reg = <0x40010000 0x400>; - clocks = <&rcc 0 160>; - clock-names = "int"; - - pwm { - compatible = "st,stm32-pwm"; - #pwm-cells = <3>; - pinctrl-0 = <&pwm1_pins>; - pinctrl-names = "default"; - st,breakinput = <0 1 5>; - }; - }; diff --git a/Documentation/devicetree/bindings/pwm/st,stm32-pwm.yaml b/Documentation/devicetree/bindings/pwm/st,stm32-pwm.yaml new file mode 100644 index 000000000000..d3f8180edd88 --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/st,stm32-pwm.yaml @@ -0,0 +1,51 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pwm/st,stm32-pwm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: STMicroelectronics STM32 Timers PWM bindings + +maintainers: + - Benjamin Gaignard + - Fabrice Gasnier + +properties: + pwn: + type: object + + description: + must be a sub-node of an STM32 Timer device tree node + + properties: + compatible: + const: st,stm32-pwm + + "#pwm-cells": + const: 3 + + st,breakinput: + description: | + One or two to describe break input configurations. + "index" indicates on which break input (0 or 1) the configuration should be applied. + "level" gives the active level (0=low or 1=high) of the input signal for this configuration. + "filter" gives the filtering value (up to 15) to be applied. + + allOf: + - $ref: /schemas/types.yaml#/definitions/uint32-array + - minItems: 3 + - maxItems: 3 + + required: + - "#pwm-cells" + - compatible + +examples: + - | + pwm { + compatible = "st,stm32-pwm"; + #pwm-cells = <3>; + st,breakinput = <0 1 5>; + }; + +... -- 2.15.0