Received: by 2002:a25:31c3:0:0:0:0:0 with SMTP id x186csp3840825ybx; Mon, 4 Nov 2019 03:48:17 -0800 (PST) X-Google-Smtp-Source: APXvYqx+v8cJEX9Zds5U9NH36LGsWO6slCOI/zPKYifEIKLIVoxcOy6TtcLGM85kVA94H70OUzi5 X-Received: by 2002:aa7:d609:: with SMTP id c9mr18760223edr.246.1572868097338; Mon, 04 Nov 2019 03:48:17 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1572868097; cv=none; d=google.com; s=arc-20160816; b=MHXuiw3vw1qxaK5hS1NE+lpPPucFczjF68BgyVKCOFvJ/B0rLCpMHDLjAE7106EgZp SGoqpKAkIfF9/AyaZoBWCsYLAP+g8PlFonZvF51lZbxkoeyO2ZGf99DgyNYh5rh8VAVN aSnaFv3lYNCJc/oVmIqxw6YXOrOc20ks6RJX3vf/VUQ7r8X48CBr1D7SiPvTeibSbzsZ FGY0h37ybP3c+qREiTqChMmJvdBSyGs0xZMv7eG9YVwk7PjoamThTGgXparHUa4qKYG0 Thv4hCmyQ9negIt94eQM4xme7JxH3VLQIFEgcFoo2tBl+v7416HCTdJcTnZlZj2OXjsO 2H0g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from; bh=4UlLW32YqHUk3a65cTLR5xAzrxtj2pj88J3E5IgOrds=; b=0HJxwSi9oncysyRjP+HOuqeTvtm2kmlpenbyS2QV8uwks+WYxWuIed78jI9+dckbVC wnoZVJ6GRwfJQt6luBsK7AiZfXkYw/bX5Bfh2aCtrqTeRJi5x92Aa8x6YUdqWQjBa+28 /HpMVhtmFJ+AteCf2bfY2DGuS36wb9MmPF4+EHXKBE/eUZAgts9V44xj/w/2Moct5mFb LW5GT/TNgVSbhWYzB0c8VRCuQRQJp0cadSOintKU9HCN5R7UwQlUhDGhcI3Mc+bj/93p 3JBVyybfu92YW2u3lUzwEOf3BsESJ+izTe9U4VidsKNbQ/uCRdap6lNYp0ebonoxZNIX kZ2Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h52si7313085edb.77.2019.11.04.03.47.54; Mon, 04 Nov 2019 03:48:17 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728556AbfKDLrW (ORCPT + 99 others); Mon, 4 Nov 2019 06:47:22 -0500 Received: from mail-sh.amlogic.com ([58.32.228.43]:27110 "EHLO mail-sh.amlogic.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727236AbfKDLrW (ORCPT ); Mon, 4 Nov 2019 06:47:22 -0500 Received: from droid13.amlogic.com (116.236.93.172) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.1591.10; Mon, 4 Nov 2019 19:47:36 +0800 From: Jianxin Pan To: Kevin Hilman , CC: Jianxin Pan , Rob Herring , Neil Armstrong , Jerome Brunet , Martin Blumenstingl , , , , , Jian Hu , Hanjie Lin , Victor Wan , Xingyu Chen Subject: [PATCH v4 0/4] arm64: meson: add support for A1 Power Domains Date: Mon, 4 Nov 2019 19:47:04 +0800 Message-ID: <1572868028-73076-1-git-send-email-jianxin.pan@amlogic.com> X-Mailer: git-send-email 2.7.4 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [116.236.93.172] Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patchset introduces a "Secure Power Doamin Controller". In A1/C1, power controller registers such as PWRCTRL_FOCRSTN, PWRCTRL_PWR_OFF, PWRCTRL_MEM_PD and PWRCTRL_ISO_EN, are in the secure domain, and should be accessed from ATF by smc. Changes since v3 at [2]: - remove phandle to secure-monitor node Changes since v2 at [1]: - update domain id - include dt-bindings in dts Changes since v1 at [0]: - use APIs from sm driver - rename pwrc_secure_get_power as Kevin suggested - add comments for always on domains - replace arch_initcall_sync with builtin_platform_driver - fix coding style [0] https://lore.kernel.org/linux-amlogic/1568895064-4116-1-git-send-email-jianxin.pan@amlogic.com [1] https://lore.kernel.org/linux-amlogic/1570695678-42623-1-git-send-email-jianxin.pan@amlogic.com [2] https://lore.kernel.org/linux-amlogic/1571391167-79679-1-git-send-email-jianxin.pan@amlogic.com Jianxin Pan (4): dt-bindings: power: add Amlogic secure power domains bindings firmware: meson_sm: Add secure power domain support soc: amlogic: Add support for Secure power domains controller arm64: dts: meson: a1: add secure power domain controller .../bindings/power/amlogic,meson-sec-pwrc.yaml | 37 ++++ arch/arm64/boot/dts/amlogic/meson-a1.dtsi | 7 + drivers/firmware/meson/meson_sm.c | 2 + drivers/soc/amlogic/Kconfig | 13 ++ drivers/soc/amlogic/Makefile | 1 + drivers/soc/amlogic/meson-secure-pwrc.c | 204 +++++++++++++++++++++ include/dt-bindings/power/meson-a1-power.h | 32 ++++ include/linux/firmware/meson/meson_sm.h | 2 + 8 files changed, 298 insertions(+) create mode 100644 Documentation/devicetree/bindings/power/amlogic,meson-sec-pwrc.yaml create mode 100644 drivers/soc/amlogic/meson-secure-pwrc.c create mode 100644 include/dt-bindings/power/meson-a1-power.h -- 2.7.4