Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Subject: Re: stable-rc-4.19: cpufeature.c:909:21: error: 'MIDR_HISI_TSV110'
 undeclared
To:     Greg Kroah-Hartman <gregkh@linuxfoundation.org>
CC:     Naresh Kamboju <naresh.kamboju@linaro.org>,
        Sasha Levin <sashal@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>, <suzuki.poulose@arm.com>,
        <catalin.marinas@arm.com>, <john.garry@huawei.com>,
        open list <linux-kernel@vger.kernel.org>,
        linux- stable <stable@vger.kernel.org>,
        <zhangshaokun@hisilicon.com>, <lkft-triage@lists.linaro.org>,
        <andrew.murray@arm.com>, <will@kernel.org>,
        Dave P Martin <Dave.Martin@arm.com>,
        <linux-arm-kernel@lists.infradead.org>
References: <CA+G9fYtoODTuayzXdsv=bFuRPvw1-+dmZxHqQePy6LX8ixOG5A@mail.gmail.com>
 <98f10e13-8ec8-1690-a867-f212bcea969f@huawei.com>
 <20191104105910.GB1945210@kroah.com>
From:   Hanjun Guo <guohanjun@huawei.com>
Message-ID: <b4249354-a84e-73c8-ae76-81306301b1c1@huawei.com>
Date:   Mon, 4 Nov 2019 21:11:12 +0800
User-Agent: Mozilla/5.0 (Windows NT 6.1; WOW64; rv:52.0) Gecko/20100101
 Thunderbird/52.5.0
MIME-Version: 1.0
In-Reply-To: <20191104105910.GB1945210@kroah.com>
Content-Type: text/plain; charset="utf-8"
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

On 2019/11/4 18:59, Greg Kroah-Hartman wrote:
> On Mon, Nov 04, 2019 at 09:10:06AM +0800, Hanjun Guo wrote:
>> Hi Sasha, Greg,
>>
>> On 2019/11/4 7:22, Naresh Kamboju wrote:
>>> stable rc 4.19  branch build broken for arm64 with the below error log,
>>>
>>> Build error log,
>>> arch/arm64/kernel/cpufeature.c: In function 'unmap_kernel_at_el0':
>>> arch/arm64/kernel/cpufeature.c:909:21: error: 'MIDR_HISI_TSV110'
>>> undeclared (first use in this function); did you mean
>>> 'GICR_ISACTIVER0'?
>>>   MIDR_ALL_VERSIONS(MIDR_HISI_TSV110),
>>>                     ^
>>> arch/arm64/include/asm/cputype.h:141:12: note: in definition of macro
>>> 'MIDR_RANGE'
>>>   .model = m,     \
>>>            ^
>>> arch/arm64/kernel/cpufeature.c:909:3: note: in expansion of macro
>>> 'MIDR_ALL_VERSIONS'
>>>   MIDR_ALL_VERSIONS(MIDR_HISI_TSV110),
>>>   ^~~~~~~~~~~~~~~~~
>>> arch/arm64/kernel/cpufeature.c:909:21: note: each undeclared
>>> identifier is reported only once for each function it appears in
>>>   MIDR_ALL_VERSIONS(MIDR_HISI_TSV110),
>>>                     ^
>>> arch/arm64/include/asm/cputype.h:141:12: note: in definition of macro
>>> 'MIDR_RANGE'
>>>   .model = m,     \
>>>            ^
>>> arch/arm64/kernel/cpufeature.c:909:3: note: in expansion of macro
>>> 'MIDR_ALL_VERSIONS'
>>>   MIDR_ALL_VERSIONS(MIDR_HISI_TSV110),
>>
>> Patch "efd00c7 arm64: Add MIDR encoding for HiSilicon Taishan CPUs" needs to
>> be bacported as well, would you like me to do that, or just cherry-pick by yourself?
> 
> I need the backport please, cherry-pick fails :(

I will send it out later.

Thanks
Hanjun