Received: by 2002:a25:31c3:0:0:0:0:0 with SMTP id x186csp3948839ybx; Mon, 4 Nov 2019 05:29:10 -0800 (PST) X-Google-Smtp-Source: APXvYqxRGuQrgZIufEJf5o3dAt3U5WxZOL8UllSWoU6inrlS73e34sPbdgTRMQNUZvA98MZ0UW99 X-Received: by 2002:a17:906:2ada:: with SMTP id m26mr24009099eje.87.1572874150686; Mon, 04 Nov 2019 05:29:10 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1572874150; cv=none; d=google.com; s=arc-20160816; b=NPR8W1NnVb9z3EVgLcq416uyjVxNheMPzaphpf9HRlKD3f4pO3hQn1FWB5j88Zn36v AN6ufl+AFbkJgFCW3p0LFGIxki1HFNKoYLR9EZoGtDy4e30Dx5PzlRDUmiMC7mIee2MS FMJoSa6U3CXGhG9yUTWYlwjG07VloGEiV2LE+aHL8x74Z0paBYcNVgCku7CzyrpUYGZK /JUSSqJtWMyK4tfB4WeeKkqhdLzkGp3TWxWTLN67+jJZZ/TFhSwi1EzHrWNgpOZZ9nsT iFg0HPL55LjcTEbInhFmvIwGsYaCAcI37Sq7IGypwZ5iqGEWsdLu2khCLlnQ8Sipb4zu dC8A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=vyF/QISSJCb/iu6rS6wjZkpjt1WcfYY+i4OiL+tne44=; b=zaLoAxxuW+oa+u/vtPlXspvQ/GeuS4y2+U5WrK81drg5UT2Nn9RNUNFlhaVzofvh72 S4eyTLFP5LqKQ/f3W2I3Xwi41XLtLenb/y6Jfdc4l+aoX4GzpyGNNItTuYG5bkew7Txq Ck4P8ooB1gxcEIi2twZ6PE+LyUltjsI4WJStoQGfAbcq4y/XXnJm5HhPbJLJZ1cvriNB DdlZUrGO11WfDGgdOlysac7sZoWEPGCY1c+YqjE0ud1UQEmCYm7b8QDI4rhztF5TaISU Fhk+D58GNRaSLW6tNXcisXLFWR+SmH4zVWQbLkXXJ8RirUgMCUlykTodTLp+N7y6Aweh hTDg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=TXm7YF9n; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e11si11414113eje.376.2019.11.04.05.28.47; Mon, 04 Nov 2019 05:29:10 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=TXm7YF9n; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729325AbfKDNZ6 (ORCPT + 99 others); Mon, 4 Nov 2019 08:25:58 -0500 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:16686 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727913AbfKDNZz (ORCPT ); Mon, 4 Nov 2019 08:25:55 -0500 Received: from pps.filterd (m0046037.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id xA4DNiJk019951; Mon, 4 Nov 2019 14:25:37 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=st.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=STMicroelectronics; bh=vyF/QISSJCb/iu6rS6wjZkpjt1WcfYY+i4OiL+tne44=; b=TXm7YF9nbypHpbtIjAfORECTULtHrMNLcgWoxeywyiOoaIpIiwjz/81l5hf1hyHNQBQh opnNLpfqcwA4UDVTz7aFsvhgDFtJpiA0bPWXjb60TE5CiNdI5HYOM0vVpwU/AI6aMRKJ USKDXrLDmjMWSKZ9sGH21nE48IyVOVSred+LklbTGB26rBMivM/KRuP57YRvJi/J+qrN +mAuqmg7E7A+hjptYCVH0dv7IflwyjBa/O+GU7wYszKM3xao/cTwn9MCvTvY5QdJDg0h 1Sf7NRj0ZqKHuKWP1jkMT7HqJ+lwH6tt8aQ5RIW1vlCJjvedoOx7LRPkyYCwDspsVaLF BQ== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2w10f19jxw-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 04 Nov 2019 14:25:37 +0100 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 69A0D10002A; Mon, 4 Nov 2019 14:25:37 +0100 (CET) Received: from Webmail-eu.st.com (Safex1hubcas23.st.com [10.75.90.46]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 542D92BFC79; Mon, 4 Nov 2019 14:25:37 +0100 (CET) Received: from SAFEX1HUBCAS21.st.com (10.75.90.45) by SAFEX1HUBCAS23.st.com (10.75.90.46) with Microsoft SMTP Server (TLS) id 14.3.439.0; Mon, 4 Nov 2019 14:25:37 +0100 Received: from localhost (10.201.22.222) by Webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.439.0; Mon, 4 Nov 2019 14:25:36 +0100 From: Christophe Roullier To: , , , , , , CC: , , , , , , Subject: [PATCH net-next 1/4] net: ethernet: stmmac: Add support for syscfg clock Date: Mon, 4 Nov 2019 14:25:30 +0100 Message-ID: <20191104132533.5153-2-christophe.roullier@st.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20191104132533.5153-1-christophe.roullier@st.com> References: <20191104132533.5153-1-christophe.roullier@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.201.22.222] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.95,1.0.8 definitions=2019-11-04_08:2019-11-04,2019-11-04 signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add optional support for syscfg clock in dwmac-stm32.c Now Syscfg clock is activated automatically when syscfg registers are used Signed-off-by: Christophe Roullier --- .../net/ethernet/stmicro/stmmac/dwmac-stm32.c | 36 +++++++++++++------ 1 file changed, 25 insertions(+), 11 deletions(-) diff --git a/drivers/net/ethernet/stmicro/stmmac/dwmac-stm32.c b/drivers/net/ethernet/stmicro/stmmac/dwmac-stm32.c index 4ef041bdf6a1..7e6619868cc1 100644 --- a/drivers/net/ethernet/stmicro/stmmac/dwmac-stm32.c +++ b/drivers/net/ethernet/stmicro/stmmac/dwmac-stm32.c @@ -152,23 +152,32 @@ static int stm32mp1_clk_prepare(struct stm32_dwmac *dwmac, bool prepare) int ret = 0; if (prepare) { - ret = clk_prepare_enable(dwmac->syscfg_clk); - if (ret) - return ret; - + if (dwmac->syscfg_clk) { + ret = clk_prepare_enable(dwmac->syscfg_clk); + if (ret) + return ret; + } if (dwmac->clk_eth_ck) { ret = clk_prepare_enable(dwmac->clk_eth_ck); if (ret) { - clk_disable_unprepare(dwmac->syscfg_clk); + if (dwmac->syscfg_clk) + goto unprepare_syscfg; return ret; } } } else { - clk_disable_unprepare(dwmac->syscfg_clk); + if (dwmac->syscfg_clk) + clk_disable_unprepare(dwmac->syscfg_clk); + if (dwmac->clk_eth_ck) clk_disable_unprepare(dwmac->clk_eth_ck); } return ret; + +unprepare_syscfg: + clk_disable_unprepare(dwmac->syscfg_clk); + + return ret; } static int stm32mp1_set_mode(struct plat_stmmacenet_data *plat_dat) @@ -296,7 +305,7 @@ static int stm32mp1_parse_data(struct stm32_dwmac *dwmac, { struct platform_device *pdev = to_platform_device(dev); struct device_node *np = dev->of_node; - int err = 0; + int err; /* Gigabit Ethernet 125MHz clock selection. */ dwmac->eth_clk_sel_reg = of_property_read_bool(np, "st,eth-clk-sel"); @@ -320,13 +329,17 @@ static int stm32mp1_parse_data(struct stm32_dwmac *dwmac, return PTR_ERR(dwmac->clk_ethstp); } - /* Clock for sysconfig */ + /* Optional Clock for sysconfig */ dwmac->syscfg_clk = devm_clk_get(dev, "syscfg-clk"); if (IS_ERR(dwmac->syscfg_clk)) { - dev_err(dev, "No syscfg clock provided...\n"); - return PTR_ERR(dwmac->syscfg_clk); + err = PTR_ERR(dwmac->syscfg_clk); + if (err != -ENOENT) + return err; + dwmac->syscfg_clk = NULL; } + err = 0; + /* Get IRQ information early to have an ability to ask for deferred * probe if needed before we went too far with resource allocation. */ @@ -436,7 +449,8 @@ static int stm32mp1_suspend(struct stm32_dwmac *dwmac) return ret; clk_disable_unprepare(dwmac->clk_tx); - clk_disable_unprepare(dwmac->syscfg_clk); + if (dwmac->syscfg_clk) + clk_disable_unprepare(dwmac->syscfg_clk); if (dwmac->clk_eth_ck) clk_disable_unprepare(dwmac->clk_eth_ck); -- 2.17.1