Received: by 2002:a25:31c3:0:0:0:0:0 with SMTP id x186csp685082ybx; Wed, 6 Nov 2019 06:58:13 -0800 (PST) X-Google-Smtp-Source: APXvYqyNrqRcX9hP1C0GjQ/1xpJ5sLVgTYoEV/2DAsoTfzEokjjI88e/JZp1gnTQ/vKbFC9h1sJX X-Received: by 2002:a17:906:6dd3:: with SMTP id j19mr33926050ejt.144.1573052293718; Wed, 06 Nov 2019 06:58:13 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1573052293; cv=none; d=google.com; s=arc-20160816; b=EQQj2pjWBpsd6qLyxicyHzCtDaIkZrzK6Np6SAPCBS1PpSqFNCAZei/VXYYUzmoBIX nzgGrcrA5n49yIuJsqzkMhs/L6KCe1FHPnQoui580zO4e4DNbdg5KWHAP+zpxeHR9ySM qYHW8biQiNIYAUq1ZQqiRbb2H7S8HL33vuHIbRxHvo0FOGulLRj8CWVrdvkAjKe5USY8 PR8l9mdgdAMCaaKK44gqxOrkqbqOCs0+xbryMLv3VYIKsHkpDLcSgD8ubb0iGsEPFFbv NToTD98l3BiegxLYGYltW+KTDfFhUrOnLWgKUPRbH/CFF8T+BZkkCltdnHORXgyYf+0g +fWw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=THaQ3tUKnNIPXPHNjTP93vQWNJefoBMoBG8X08O2Phc=; b=uWnpJHELOJIqgF/5R2/KOv6QrHh+83TnGJw5gS910NuI1PhdQab2agbxOnH/2iNtJA IU3unqPkG+Wgci+b4CoGYT09yXEQBwkszCQp70r2Lc3TdlM22F+onxk8yzh7SOBsW41M BzNYwPBnPEz+aPWB03VRM0yXC/A+yJSm8vUYmA1LJys8dRVv187TKcog+zYjoAZl6gL5 kXXeBo+LYJJfljqucMJ+pJvYas2+7QLFLD24Pn0drUTKJDxX/X/3qREsn24+Bp0nXcU/ oGZz/IgDkRhbKnSAsQtv53af1Fhk6iasciEm7UcH2UNLmujc+G40ZZw7rTcYryZ4S6n4 pvTQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y38si13478235edb.87.2019.11.06.06.57.50; Wed, 06 Nov 2019 06:58:13 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729430AbfKFOyQ (ORCPT + 99 others); Wed, 6 Nov 2019 09:54:16 -0500 Received: from 212.199.177.27.static.012.net.il ([212.199.177.27]:44067 "EHLO herzl.nuvoton.co.il" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1727028AbfKFOyQ (ORCPT ); Wed, 6 Nov 2019 09:54:16 -0500 Received: from taln60.nuvoton.co.il (ntil-fw [212.199.177.25]) by herzl.nuvoton.co.il (8.13.8/8.13.8) with ESMTP id xA6ErYHq026783; Wed, 6 Nov 2019 16:53:34 +0200 Received: by taln60.nuvoton.co.il (Postfix, from userid 10070) id 2A94D6032A; Wed, 6 Nov 2019 16:53:34 +0200 (IST) From: Tomer Maimon To: p.zabel@pengutronix.de, robh+dt@kernel.org, mark.rutland@arm.com, yuenn@google.com, venture@google.com, benjaminfair@google.com, avifishman70@gmail.com, joel@jms.id.au Cc: openbmc@lists.ozlabs.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Tomer Maimon Subject: [PATCH v5 2/3] dt-bindings: reset: Add binding constants for NPCM7xx reset controller Date: Wed, 6 Nov 2019 16:53:30 +0200 Message-Id: <20191106145331.25740-3-tmaimon77@gmail.com> X-Mailer: git-send-email 2.22.0 In-Reply-To: <20191106145331.25740-1-tmaimon77@gmail.com> References: <20191106145331.25740-1-tmaimon77@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add device tree binding constants for Nuvoton BMC NPCM7xx reset controller. Signed-off-by: Tomer Maimon --- .../dt-bindings/reset/nuvoton,npcm7xx-reset.h | 91 +++++++++++++++++++ 1 file changed, 91 insertions(+) create mode 100644 include/dt-bindings/reset/nuvoton,npcm7xx-reset.h diff --git a/include/dt-bindings/reset/nuvoton,npcm7xx-reset.h b/include/dt-bindings/reset/nuvoton,npcm7xx-reset.h new file mode 100644 index 000000000000..df088e68a9ba --- /dev/null +++ b/include/dt-bindings/reset/nuvoton,npcm7xx-reset.h @@ -0,0 +1,91 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +// Copyright (c) 2019 Nuvoton Technology corporation. + +#ifndef _DT_BINDINGS_NPCM7XX_RESET_H +#define _DT_BINDINGS_NPCM7XX_RESET_H + +#define NPCM7XX_RESET_IPSRST1 0x20 +#define NPCM7XX_RESET_IPSRST2 0x24 +#define NPCM7XX_RESET_IPSRST3 0x34 + +/* Reset lines on IP1 reset module (NPCM7XX_RESET_IPSRST1) */ +#define NPCM7XX_RESET_FIU3 1 +#define NPCM7XX_RESET_UDC1 5 +#define NPCM7XX_RESET_EMC1 6 +#define NPCM7XX_RESET_UART_2_3 7 +#define NPCM7XX_RESET_UDC2 8 +#define NPCM7XX_RESET_PECI 9 +#define NPCM7XX_RESET_AES 10 +#define NPCM7XX_RESET_UART_0_1 11 +#define NPCM7XX_RESET_MC 12 +#define NPCM7XX_RESET_SMB2 13 +#define NPCM7XX_RESET_SMB3 14 +#define NPCM7XX_RESET_SMB4 15 +#define NPCM7XX_RESET_SMB5 16 +#define NPCM7XX_RESET_PWM_M0 18 +#define NPCM7XX_RESET_TIMER_0_4 19 +#define NPCM7XX_RESET_TIMER_5_9 20 +#define NPCM7XX_RESET_EMC2 21 +#define NPCM7XX_RESET_UDC4 22 +#define NPCM7XX_RESET_UDC5 23 +#define NPCM7XX_RESET_UDC6 24 +#define NPCM7XX_RESET_UDC3 25 +#define NPCM7XX_RESET_ADC 27 +#define NPCM7XX_RESET_SMB6 28 +#define NPCM7XX_RESET_SMB7 29 +#define NPCM7XX_RESET_SMB0 30 +#define NPCM7XX_RESET_SMB1 31 + +/* Reset lines on IP2 reset module (NPCM7XX_RESET_IPSRST2) */ +#define NPCM7XX_RESET_MFT0 0 +#define NPCM7XX_RESET_MFT1 1 +#define NPCM7XX_RESET_MFT2 2 +#define NPCM7XX_RESET_MFT3 3 +#define NPCM7XX_RESET_MFT4 4 +#define NPCM7XX_RESET_MFT5 5 +#define NPCM7XX_RESET_MFT6 6 +#define NPCM7XX_RESET_MFT7 7 +#define NPCM7XX_RESET_MMC 8 +#define NPCM7XX_RESET_SDHC 9 +#define NPCM7XX_RESET_GFX_SYS 10 +#define NPCM7XX_RESET_AHB_PCIBRG 11 +#define NPCM7XX_RESET_VDMA 12 +#define NPCM7XX_RESET_ECE 13 +#define NPCM7XX_RESET_VCD 14 +#define NPCM7XX_RESET_OTP 16 +#define NPCM7XX_RESET_SIOX1 18 +#define NPCM7XX_RESET_SIOX2 19 +#define NPCM7XX_RESET_3DES 21 +#define NPCM7XX_RESET_PSPI1 22 +#define NPCM7XX_RESET_PSPI2 23 +#define NPCM7XX_RESET_GMAC2 25 +#define NPCM7XX_RESET_USB_HOST 26 +#define NPCM7XX_RESET_GMAC1 28 +#define NPCM7XX_RESET_CP 31 + +/* Reset lines on IP3 reset module (NPCM7XX_RESET_IPSRST3) */ +#define NPCM7XX_RESET_PWM_M1 0 +#define NPCM7XX_RESET_SMB12 1 +#define NPCM7XX_RESET_SPIX 2 +#define NPCM7XX_RESET_SMB13 3 +#define NPCM7XX_RESET_UDC0 4 +#define NPCM7XX_RESET_UDC7 5 +#define NPCM7XX_RESET_UDC8 6 +#define NPCM7XX_RESET_UDC9 7 +#define NPCM7XX_RESET_PCI_MAILBOX 9 +#define NPCM7XX_RESET_SMB14 12 +#define NPCM7XX_RESET_SHA 13 +#define NPCM7XX_RESET_SEC_ECC 14 +#define NPCM7XX_RESET_PCIE_RC 15 +#define NPCM7XX_RESET_TIMER_10_14 16 +#define NPCM7XX_RESET_RNG 17 +#define NPCM7XX_RESET_SMB15 18 +#define NPCM7XX_RESET_SMB8 19 +#define NPCM7XX_RESET_SMB9 20 +#define NPCM7XX_RESET_SMB10 21 +#define NPCM7XX_RESET_SMB11 22 +#define NPCM7XX_RESET_ESPI 23 +#define NPCM7XX_RESET_USB_PHY_1 24 +#define NPCM7XX_RESET_USB_PHY_2 25 + +#endif -- 2.22.0