Received: by 2002:a25:31c3:0:0:0:0:0 with SMTP id x186csp96149ybx; Wed, 6 Nov 2019 13:48:41 -0800 (PST) X-Google-Smtp-Source: APXvYqwG5N7ZE9Vo2fdwdtAjtnv3n0xsPFsky4A0Eme6DXVu3Shpek/oLBbGHW4I8dLzV5cqBSr4 X-Received: by 2002:aa7:d0c1:: with SMTP id u1mr5330239edo.27.1573076921179; Wed, 06 Nov 2019 13:48:41 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1573076921; cv=none; d=google.com; s=arc-20160816; b=QBpmyg7PRa5aKP5mcIOY/xMGCoKO9kWRJOkoZVGN2s/gpnqV8ZuWTKCu4pBd1aOSv0 EznUFz1/l9ZH6p6Gj8BOgpObfi7N+WFHlpDOtcsdqaQbEEOLYpTAFL3OIycrifmVqQQM 3yrpH7EJHUmnz50Spts5CRkKm49wmZ+A8uJzJWFR6FV9Wn67j/bEJk0HEo+6V/6SRIsb RZrvLofXUEy5DJw258nU85IGh91yY+C8A9AaUAybh/qIQ55cN8xfeMKLwv4PRC2p1k79 UOAnmkEb1P9x+Jm74tqWsE27E5FW2Sx7Xb0J93sVwhVYQVcwLDKN4wl8alECt2Y/Sjky n8Ww== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=D7Fx7yp85HAhy8cI3EXq9gBHf0fhEuOv9zZWyYMq6+g=; b=IyjUKketXel/cDfe9ngNnH8jBnYPQRT267bD9Ybaubg8fS8H3qK8OWRRK7YCURFo1u SdS4BGxvhqtG9fD1GYTTfkYncfe8ueeB3M4fKqhu7+/AlVvC30gfi5T39lvTp5gkGslC LYQtyWWnDmcdktKJA6dgVDACI9DzLSA/WYfJkw6p0q19rW7jfjQvmqzSflu2FFsOlRQX 8WNRN6+IPm5OylQJsdScX3h29tg0XoC/Lc+7fTHRgSb6Msa7wL3pVdnoNbKrFV2od0Bx G4HYwMm4Xhki3IZGG1MUhyh7adIuaofGd8oefuMKD/nq5rlWZ0ebLC+Pf7MVgrbMiIoa CpBw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l3si107883ejc.213.2019.11.06.13.48.17; Wed, 06 Nov 2019 13:48:41 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732710AbfKFVqH (ORCPT + 99 others); Wed, 6 Nov 2019 16:46:07 -0500 Received: from mx2.suse.de ([195.135.220.15]:35906 "EHLO mx1.suse.de" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726779AbfKFVpt (ORCPT ); Wed, 6 Nov 2019 16:45:49 -0500 X-Virus-Scanned: by amavisd-new at test-mx.suse.de Received: from relay2.suse.de (unknown [195.135.220.254]) by mx1.suse.de (Postfix) with ESMTP id CC0CCAE35; Wed, 6 Nov 2019 21:45:46 +0000 (UTC) From: Nicolas Saenz Julienne To: Andrew Murray , linux-pci@vger.kernel.org, devicetree@vger.kernel.org, bcm-kernel-feedback-list@broadcom.com, linux-rpi-kernel@lists.infradead.org, linux-arm-kernel@lists.infradead.org, Bjorn Helgaas Cc: james.quinlan@broadcom.com, mbrugger@suse.com, f.fainelli@gmail.com, phil@raspberrypi.org, wahrenst@gmx.net, Nicolas Saenz Julienne , Rob Herring , Mark Rutland , linux-kernel@vger.kernel.org Subject: [PATCH 1/4] dt-bindings: pci: add bindings for brcmstb's PCIe device Date: Wed, 6 Nov 2019 22:45:23 +0100 Message-Id: <20191106214527.18736-2-nsaenzjulienne@suse.de> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20191106214527.18736-1-nsaenzjulienne@suse.de> References: <20191106214527.18736-1-nsaenzjulienne@suse.de> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Jim Quinlan The DT bindings description of the brcmstb PCIe device is described. This node can only be used for now on the Raspberry Pi 4. This was based on Jim's original submission[1], converted to yaml and adapted to the RPi4 case. [1] https://patchwork.kernel.org/patch/10605937/ Signed-off-by: Jim Quinlan Co-developed-by: Nicolas Saenz Julienne Signed-off-by: Nicolas Saenz Julienne --- .../bindings/pci/brcm,stb-pcie.yaml | 116 ++++++++++++++++++ 1 file changed, 116 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml diff --git a/Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml b/Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml new file mode 100644 index 000000000000..0b81c26f8568 --- /dev/null +++ b/Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml @@ -0,0 +1,116 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pci/brcm,stb-pcie.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Brcmstb PCIe Host Controller Device Tree Bindings + +maintainers: + - Nicolas Saenz Julienne + +properties: + compatible: + const: brcm,bcm2711-pcie # The Raspberry Pi 4 + + reg: + maxItems: 1 + + interrupts: + minItems: 1 + maxItems: 2 + items: + - description: PCIe host controller + - description: builtin MSI controller + + interrupt-names: + minItems: 1 + maxItems: 2 + items: + - const: pcie + - const: msi + + "#address-cells": + const: 3 + + "#size-cells": + const: 2 + + "#interrupt-cells": + const: 1 + + interrupt-map-mask: true + + interrupt-map: true + + ranges: true + + dma-ranges: true + + clocks: + maxItems: 1 + + clock-names: + items: + - const: sw_pcie + + msi-controller: + description: Identifies the node as an MSI controller. + type: boolean + + msi-parent: + description: MSI controller the device is capable of using. + $ref: /schemas/types.yaml#/definitions/phandle + + linux,pci-domain: + description: PCI domain ID. Should be unique for each host controller. + $ref: /schemas/types.yaml#/definitions/uint32 + + brcm,enable-ssc: + description: Indicates usage of spread-spectrum clocking. + type: boolean + +required: + - compatible + - reg + - "#address-cells" + - "#size-cells" + - "#interrupt-cells" + - interrupt-map-mask + - interrupt-map + - ranges + - dma-ranges + - linux,pci-domain + +additionalProperties: false + +examples: + - | + #include + #include + + scb { + #address-cells = <2>; + #size-cells = <1>; + pcie0: pcie@7d500000 { + compatible = "brcm,bcm2711-pcie"; + reg = <0x0 0x7d500000 0x9310>; + #address-cells = <3>; + #size-cells = <2>; + #interrupt-cells = <1>; + interrupts = , + ; + interrupt-names = "pcie", "msi"; + interrupt-map-mask = <0x0 0x0 0x0 0x7>; + interrupt-map = <0 0 0 1 &gicv2 GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH + 0 0 0 2 &gicv2 GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH + 0 0 0 3 &gicv2 GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH + 0 0 0 4 &gicv2 GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>; + msi-parent = <&pcie0>; + msi-controller; + ranges = <0x02000000 0x0 0xf8000000 0x6 0x00000000 0x0 0x04000000>; + dma-ranges = <0x02000000 0x0 0x00000000 0x0 0x00000000 0x0 0x80000000>; + linux,pci-domain = <0>; + brcm,enable-ssc; + }; + }; -- 2.23.0