Received: by 2002:a17:90a:88:0:0:0:0 with SMTP id a8csp519932pja; Thu, 7 Nov 2019 00:50:08 -0800 (PST) X-Google-Smtp-Source: APXvYqx05KL5SiGWJMmpfgzef9bsfgl3TX3wILqyEW6CxBD59zEbay5nXjVRIoD8w9Uu1/rcEHSt X-Received: by 2002:a17:906:938c:: with SMTP id l12mr1844773ejx.135.1573116608523; Thu, 07 Nov 2019 00:50:08 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1573116608; cv=none; d=google.com; s=arc-20160816; b=y5YRaPxlMdq5+LqNP85kvpbnj5XJxVHqv+O5TbcpIR43cIBhVvsVXg1WCiqBorNLdY cciTGTiHqfHEi5b6vLd9djp342vYSLtv61D4lDfkCm7/orr0IPWyheeFHu94s70MPYkz gcxuI9IIj8vPqBelNSPp+AKQUU1SB84kaw54CA7wU1wF5yXJOqkTOy80dkN9mzQrYhzF 3irGpMMq/XWl4z6MNVAHcu9Jnpp123nAfKhWBdElDFc41jLyur0Q+A0slSEEzL5wcbg6 aLh1MEuPoknr/l/AEbDQ3lvRvLsfp4UMGY0YU0i1hgbYidh9pGSI5RFk0pYp9i5I6OSh OyLg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=ybkcAM5LsQb8gc2xuJG0a/Fx63v9jUphoWie5360mak=; b=KhstfjvRYKYTZqGcDDZ0T4q4ZfYEbl5DweMpBuKC1zFuMjlQ5rxs2DrekifIzDjp/H qdWJl18GtP1XOPF85ulA7e2X2znDWld+nJ3owLqql+MtMGQ4mzociJxZlTSZNQdgDoz9 RFEs/2olBQwRvcHyvPCp1aORT2wfc4yDVDQfAz5IO9IBcBjseoHr9/eJ0eJSKIBe1XKc MEtjEaj5cvMnnNJZ6McwXiMoJuop6hRkfhxCgjJP6SwwOY1/F5d050W4u5RXToMK/m3t R0qVONCjrU1E2IyhcwUSHKw7vHO+RZKGmy/H9IFudma9ZrDrUhFybBufZdz49qrhJrPM SqXg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=lVwllBub; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k3si980322eji.300.2019.11.07.00.49.45; Thu, 07 Nov 2019 00:50:08 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=lVwllBub; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387601AbfKGIs5 (ORCPT + 99 others); Thu, 7 Nov 2019 03:48:57 -0500 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:20714 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1733228AbfKGIso (ORCPT ); Thu, 7 Nov 2019 03:48:44 -0500 Received: from pps.filterd (m0046037.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id xA78l9gv010906; Thu, 7 Nov 2019 09:48:23 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=st.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=STMicroelectronics; bh=ybkcAM5LsQb8gc2xuJG0a/Fx63v9jUphoWie5360mak=; b=lVwllBubjnKEEMR9vCKj8OGNj9b+uJ87wkg4Im62bCWgsS2qFRzrhkrq2Yf3U+LRBoF+ QZpaZxoidQM42ktvLqqLhdbvYwj7RuFY7o788hY4vQ59z15RNKBmJzUhYSFDkSQW08vV TjWwhp+EjXnTLY+DTHUXXn6+EKzbuLVHdG57pUgc9YAoNFoLcVHmvn4j4VdxLRgQvRR5 cSA/4xB59kQAvP8H1IdnkBOs9R8AoOOzEgTFadoBbklCh0MFJpiWeJWg6qnPYuCAsjvI 6DF4MHm7yzZY7eXz1zprJbug/Suaai1htVzjz8UDBRGoq9OUDZPFNaAZQ7PLMdbhy2rs 6A== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2w41vduy7v-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 07 Nov 2019 09:48:23 +0100 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id D1AA110006A; Thu, 7 Nov 2019 09:48:03 +0100 (CET) Received: from Webmail-eu.st.com (Safex1hubcas24.st.com [10.75.90.94]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id C2C2A2AA977; Thu, 7 Nov 2019 09:48:03 +0100 (CET) Received: from SAFEX1HUBCAS21.st.com (10.75.90.45) by Safex1hubcas24.st.com (10.75.90.94) with Microsoft SMTP Server (TLS) id 14.3.439.0; Thu, 7 Nov 2019 09:48:03 +0100 Received: from localhost (10.201.22.222) by Webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.439.0; Thu, 7 Nov 2019 09:48:03 +0100 From: Christophe Roullier To: , , , , , , CC: , , , , , , Subject: [PATCH V4 net-next 1/4] net: ethernet: stmmac: Add support for syscfg clock Date: Thu, 7 Nov 2019 09:47:54 +0100 Message-ID: <20191107084757.17910-2-christophe.roullier@st.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20191107084757.17910-1-christophe.roullier@st.com> References: <20191107084757.17910-1-christophe.roullier@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.201.22.222] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.95,18.0.572 definitions=2019-11-07_02:2019-11-07,2019-11-07 signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add optional support for syscfg clock in dwmac-stm32.c Now Syscfg clock is activated automatically when syscfg registers are used Signed-off-by: Christophe Roullier --- .../net/ethernet/stmicro/stmmac/dwmac-stm32.c | 23 +++++++------------ 1 file changed, 8 insertions(+), 15 deletions(-) diff --git a/drivers/net/ethernet/stmicro/stmmac/dwmac-stm32.c b/drivers/net/ethernet/stmicro/stmmac/dwmac-stm32.c index 4ef041bdf6a1..9e4180e1683f 100644 --- a/drivers/net/ethernet/stmicro/stmmac/dwmac-stm32.c +++ b/drivers/net/ethernet/stmicro/stmmac/dwmac-stm32.c @@ -155,18 +155,14 @@ static int stm32mp1_clk_prepare(struct stm32_dwmac *dwmac, bool prepare) ret = clk_prepare_enable(dwmac->syscfg_clk); if (ret) return ret; - - if (dwmac->clk_eth_ck) { - ret = clk_prepare_enable(dwmac->clk_eth_ck); - if (ret) { - clk_disable_unprepare(dwmac->syscfg_clk); + ret = clk_prepare_enable(dwmac->clk_eth_ck); + if (ret) { + clk_disable_unprepare(dwmac->syscfg_clk); return ret; - } } } else { clk_disable_unprepare(dwmac->syscfg_clk); - if (dwmac->clk_eth_ck) - clk_disable_unprepare(dwmac->clk_eth_ck); + clk_disable_unprepare(dwmac->clk_eth_ck); } return ret; } @@ -320,12 +316,10 @@ static int stm32mp1_parse_data(struct stm32_dwmac *dwmac, return PTR_ERR(dwmac->clk_ethstp); } - /* Clock for sysconfig */ + /* Optional Clock for sysconfig */ dwmac->syscfg_clk = devm_clk_get(dev, "syscfg-clk"); - if (IS_ERR(dwmac->syscfg_clk)) { - dev_err(dev, "No syscfg clock provided...\n"); - return PTR_ERR(dwmac->syscfg_clk); - } + if (IS_ERR(dwmac->syscfg_clk)) + dwmac->syscfg_clk = NULL; /* Get IRQ information early to have an ability to ask for deferred * probe if needed before we went too far with resource allocation. @@ -437,8 +431,7 @@ static int stm32mp1_suspend(struct stm32_dwmac *dwmac) clk_disable_unprepare(dwmac->clk_tx); clk_disable_unprepare(dwmac->syscfg_clk); - if (dwmac->clk_eth_ck) - clk_disable_unprepare(dwmac->clk_eth_ck); + clk_disable_unprepare(dwmac->clk_eth_ck); return ret; } -- 2.17.1