Received: by 2002:a25:31c3:0:0:0:0:0 with SMTP id x186csp711827ybx; Thu, 7 Nov 2019 01:27:07 -0800 (PST) X-Google-Smtp-Source: APXvYqz//udjZH7PhQrhwr5ut0e1cDNi9STXrkrhClVZaOp8bXdpdHOURtlEkEVlqpEzO56xrbpt X-Received: by 2002:a17:906:d939:: with SMTP id rn25mr1949344ejb.147.1573118827084; Thu, 07 Nov 2019 01:27:07 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1573118827; cv=none; d=google.com; s=arc-20160816; b=KBwCpizZmj0Eqgod0m8TddpH06D98OfP26sc+6kRVFQmJwq5IdwG7yVrqbX2zYKczr 0bz3TwSDjJvxbsE3jst/6vkEPVUSOUVuuose20prf45OgQU4aIoAhpRX2dx6liH8xxwK abAQuGH3C/yQMsTxE6ckJlxhdFql30Ojzx8MtJMI2nitHPAp6IYXOiqrUKP64QKtgLPe cHuypLNMKGknEY3XZnZzUDa9miT77FO6Ir6yRuguGedzQJSEYgeHQuy9aU4ujQJtcrEj Z//jpK9JtR9/nM+0Kcl1gtwTUyDT3WOXKtq4dfafz0g9vwRTPFJIaZW0l8iddMSiBept t9Vw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=U8p26XYqH5TPqHeQad7U65Znhq7tW+I3xCdiHZkPSpw=; b=xXXs8YTnevOwixlCp9TCmSLX8PNRurGB+1tOk6czXa6bxyg5LWh8kSE4LFfh0kQoq7 39of0Aeixxix9mh+WGUndrwnffI7T/Vzk6xUDqaIgO47zpA/H2J7RHC01eAP4hTVLLug saRBnZrUnbiDPLxZnvsiwVGZalFY0JQDgSyMYOmvRoV3XgFwtKi0ncbM/rngk5EQdr8W WIN2ijatwHjWMes3XuOLsturT1OR9uFv63S8Tb8IKqZ8T29+DMDkdZ3cIm0Cc69aR1/J h0rJWEbp2hxqtfoTI9fLZBd7DRNzUkk9FJXQBwg8B4B9+oHo+58y5IuJ79TlPWnum0HB 1yZQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=QHfIIwuD; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j9si1017095edf.35.2019.11.07.01.26.44; Thu, 07 Nov 2019 01:27:07 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=QHfIIwuD; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387767AbfKGJZq (ORCPT + 99 others); Thu, 7 Nov 2019 04:25:46 -0500 Received: from mail-ot1-f65.google.com ([209.85.210.65]:33075 "EHLO mail-ot1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726734AbfKGJZq (ORCPT ); Thu, 7 Nov 2019 04:25:46 -0500 Received: by mail-ot1-f65.google.com with SMTP id u13so1443448ote.0; Thu, 07 Nov 2019 01:25:44 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=U8p26XYqH5TPqHeQad7U65Znhq7tW+I3xCdiHZkPSpw=; b=QHfIIwuD2yv6I76g8JQ2D3pTFBro5Jhl/JMGULBBB3QmkDldjRx8CNGkL31TzAll6b 7TH0ng15f4+P1S53c69OJTrUGN5DKrZNCO/hNdEiuGf8E9akHxAu1UUgCV33PMhyipjK wqqP7AVEBCrNUYL+rxd2BEmDqFEXCKjVD3QieWTN5PwpxJJZUvy8+7QX2n5PnVAmOjyZ qyjjtFO+GELGo1jcBkXENU3vVcVOTlGAouLwupNRtg7i6iaqw1YKIiN5eTjIHfwNWmj/ DSVz7qYjs4qHromtabMMTi8NHJB4CG/9hJC/gI1kS8VbG5fznQRTrKhM+fCeU5R0f8RB FP/Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=U8p26XYqH5TPqHeQad7U65Znhq7tW+I3xCdiHZkPSpw=; b=glaSilsWVl26zXCBCx50dhZA8RVejdbG1nHly8lG7i87FqZLJaOLPMdw7qEHs6raf2 l0ZzTCfsWSwm3rKDV6n11+XaOa/BGm9QzMudMz6Qf4biVK6w4auPk0v1/Xgilv4/1fWa gaKbyzDNgHE86sr5z381rDfYms2pXXXLbLH6c1YMSij0UNp32FOtunm0wIUfa16nOGcT i+Gy2GkiULmAWm5sgh0ckjLFTd16Gl4srOLoto7IBrKaZueNqglJwPqKe5wrnJh9g2+P UEWKxQSL91A0XbsN2gvYR2feK8sLF6DVTYVKCOTwUoXUyHv186qF0uJmFi55/BZFXREr tAQA== X-Gm-Message-State: APjAAAUP7/zozF2ESYq6zFEr7ctTJxE4L0cM/5dzVsvEUMA+ZWav02a4 +G613muWmdsxIw8TL0TRLq3GimiDOZZeBDtXMfeYs3en X-Received: by 2002:a9d:1b0d:: with SMTP id l13mr171271otl.84.1573118743606; Thu, 07 Nov 2019 01:25:43 -0800 (PST) MIME-Version: 1.0 References: <20191106140748.13100-1-gch981213@gmail.com> <20191106140748.13100-3-gch981213@gmail.com> <20191107010928.GA14186@bogus> In-Reply-To: <20191107010928.GA14186@bogus> From: Chuanhong Guo Date: Thu, 7 Nov 2019 17:25:32 +0800 Message-ID: Subject: Re: [PATCH 2/2] dt-bindings: mtd: mtk-quadspi: update bindings for mmap flash read To: Rob Herring Cc: linux-mtd@lists.infradead.org, David Woodhouse , Brian Norris , Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , Mark Rutland , Matthias Brugger , Tudor Ambarus , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, open list Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi! On Thu, Nov 7, 2019 at 9:09 AM Rob Herring wrote: > > On Wed, Nov 06, 2019 at 10:07:48PM +0800, Chuanhong Guo wrote: > > update register descriptions and add an example binding using it. > > > > Signed-off-by: Chuanhong Guo > > --- > > .../devicetree/bindings/mtd/mtk-quadspi.txt | 21 ++++++++++++++++++- > > 1 file changed, 20 insertions(+), 1 deletion(-) > > > > diff --git a/Documentation/devicetree/bindings/mtd/mtk-quadspi.txt b/Documentation/devicetree/bindings/mtd/mtk-quadspi.txt > > index a12e3b5c495d..4860f6e96f5a 100644 > > --- a/Documentation/devicetree/bindings/mtd/mtk-quadspi.txt > > +++ b/Documentation/devicetree/bindings/mtd/mtk-quadspi.txt > > @@ -12,7 +12,10 @@ Required properties: > > "mediatek,mt7623-nor", "mediatek,mt8173-nor" > > "mediatek,mt7629-nor", "mediatek,mt8173-nor" > > "mediatek,mt8173-nor" > > -- reg: physical base address and length of the controller's register > > +- reg: Contains one or two entries, each of which is a tuple consisting of a > > + physical address and length. The first entry is the address and length > > + of the controller register set. The optional second entry is the address > > + and length of the area where the nor flash is mapped to. > > All the compatibles support 2 entries? If not, which ones? It should be. I implemented it as an optional feature only because I don't know the mapped address space for all these chips and can't update every device trees. Regards, Chuanhong Guo