Received: by 2002:a25:31c3:0:0:0:0:0 with SMTP id x186csp2482517ybx; Fri, 8 Nov 2019 05:04:12 -0800 (PST) X-Google-Smtp-Source: APXvYqwpsasSTr75YWcY/p8lxoYpibTtwDtlsBsA2jmr6oybMZIXT9S2E+jgHSHZ5yjs21/qJvfQ X-Received: by 2002:a17:906:958b:: with SMTP id r11mr8697317ejx.332.1573218251873; Fri, 08 Nov 2019 05:04:11 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1573218251; cv=none; d=google.com; s=arc-20160816; b=Ro806ezURyRa+MAPJcLu663YzMQMMoGW7LFuvSUCH72zguH/mp7GeMzUgHobvTQ6UD 9mpaGRLTIkZ2HsMDtJIVzef2Y+P9YucClyAtIa9vmXCGBgiDRe0/M4JmISQyQttCtjeY WplcINw4a38AiPGN09O7tYE34IGd/sHwFP+PEdTd8BplOLIoaMxCMeE0k8m0+/2aNFWG K5dx2z6Ue9b0SjlMVKWv7XfGgv6pOvOD2eaK6Fgd6/E0rY1Rykzob8S0/odzk0DGEkv7 kHoAIVzxybCS7Jmfbv076kJLvW83t4eW68HrK0ytYpAje1vyg4q5du9VyxJ0pgBbN3IL g2NA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=lTNGYmdFYnmbZW7BpDJGzJwkDqsYkg29EXzmXFmW/h8=; b=s9RDBqLZXCmmqE7n4/ERP6lKxyU+OQk2adih6nu2oeX83xwczv3xBQpCAs4niwB2Bm gpUFPktOL0ZONE1bl6SSOelJ0j/NIMd7OcncAoPyzRc8Y7J7MZvzV5eQPlj6TGnHJcZ0 6CoKCiKMFSlDEgfsk+Q87XlUadbyAPad+gsIwQHpITczRMIRHNMKuw9EGhy5SAj2sfNA 5gooXLQ1pYdgQlxn3NK/6tTCV0l7MBf+r2hMMnxjLjb7xkBeCVkhj68XXr9kItJtusQn q6U5qsC7jW1QAifJ0hH3dVHBQ8Dl9PT2OWa8cYmKyHYXMPYm6OJgyGb8fXMqsLx2xc3p LLhQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@rasmusvillemoes.dk header.s=google header.b=H5JuEuP5; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c22si4059465edn.437.2019.11.08.05.03.48; Fri, 08 Nov 2019 05:04:11 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@rasmusvillemoes.dk header.s=google header.b=H5JuEuP5; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730743AbfKHNC2 (ORCPT + 99 others); Fri, 8 Nov 2019 08:02:28 -0500 Received: from mail-lj1-f196.google.com ([209.85.208.196]:44323 "EHLO mail-lj1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730461AbfKHNCT (ORCPT ); Fri, 8 Nov 2019 08:02:19 -0500 Received: by mail-lj1-f196.google.com with SMTP id g3so6105080ljl.11 for ; Fri, 08 Nov 2019 05:02:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rasmusvillemoes.dk; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=lTNGYmdFYnmbZW7BpDJGzJwkDqsYkg29EXzmXFmW/h8=; b=H5JuEuP5tLO+DynLcAFFP0N09+DzlW9tVKmrQ/dVJFts+vd+dHMtpA2iNiybLkrIue teBl/LORkM1qYI0PXUTGYUWBT+8bbWRDFfPbAjjljgCudgvFBX7mGvhQWjv0Q8EWQIuE PeMjAXLmxtZUTyKdS4F/EuhaR1nxaUmqhlnAI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=lTNGYmdFYnmbZW7BpDJGzJwkDqsYkg29EXzmXFmW/h8=; b=SAuUxTCZ6NBVvk7UVRGCbSGZcgUfXrMPgbRRf5uHXtmGM7qsDZzeQhoXFoqVq+IgWN aysY6V3SPr1y6QPTkLCx5NgPgXjSuOhF52UUfRCxBnXWwyBD7CDmx/5d2e6E9djlXqr3 f9xBk+Jwtgl2GUbRsSZZfEGrxwio8b1Q0abIck4myvsGRagjTC2iEiS+WAcVMm8E8sJf 5CAbY1wn50eP2mAGjekT6mQzKNXtQHvXMBtKp9nrQxnEozFUDYTbaThW3xCoDQ2dGJKo elA20kUnAS009KwhI+LKzqrighRMOxpnV5PzV8mxltI7OsdL3ws+u3UhBH4AFTFgojot zhHA== X-Gm-Message-State: APjAAAWnEHfJ1p+RpGuEzP99WJFaieOWj7IPKKJ0/ENUG5vD/Z+beF4g TsY8lykpdlOnzWfsEDV2Q/Garw== X-Received: by 2002:a2e:894b:: with SMTP id b11mr6885689ljk.118.1573218137226; Fri, 08 Nov 2019 05:02:17 -0800 (PST) Received: from prevas-ravi.prevas.se ([81.216.59.226]) by smtp.gmail.com with ESMTPSA id d28sm2454725lfn.33.2019.11.08.05.02.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 Nov 2019 05:02:16 -0800 (PST) From: Rasmus Villemoes To: Qiang Zhao , Li Yang , Christophe Leroy Cc: linuxppc-dev@lists.ozlabs.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Scott Wood , Rasmus Villemoes Subject: [PATCH v4 39/47] soc: fsl: qe: avoid IS_ERR_VALUE in ucc_slow.c Date: Fri, 8 Nov 2019 14:01:15 +0100 Message-Id: <20191108130123.6839-40-linux@rasmusvillemoes.dk> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20191108130123.6839-1-linux@rasmusvillemoes.dk> References: <20191108130123.6839-1-linux@rasmusvillemoes.dk> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org When trying to build this for a 64-bit platform, one gets warnings from using IS_ERR_VALUE on something which is not sizeof(long). Instead, change the various *_offset fields to store a signed integer, and simply check for a negative return from qe_muram_alloc(). Since qe_muram_free() now accepts and ignores a negative argument, we only need to make sure these fields are initialized with -1, and we can just unconditionally call qe_muram_free() in ucc_slow_free(). Note that the error case for us_pram_offset failed to set that field to 0 (which, as noted earlier, is anyway a bogus sentinel value). Signed-off-by: Rasmus Villemoes --- drivers/soc/fsl/qe/ucc_slow.c | 22 +++++++++------------- include/soc/fsl/qe/ucc_slow.h | 6 +++--- 2 files changed, 12 insertions(+), 16 deletions(-) diff --git a/drivers/soc/fsl/qe/ucc_slow.c b/drivers/soc/fsl/qe/ucc_slow.c index 9b55fd0f50c6..274d34449846 100644 --- a/drivers/soc/fsl/qe/ucc_slow.c +++ b/drivers/soc/fsl/qe/ucc_slow.c @@ -154,6 +154,9 @@ int ucc_slow_init(struct ucc_slow_info * us_info, struct ucc_slow_private ** ucc __func__); return -ENOMEM; } + uccs->rx_base_offset = -1; + uccs->tx_base_offset = -1; + uccs->us_pram_offset = -1; /* Fill slow UCC structure */ uccs->us_info = us_info; @@ -179,7 +182,7 @@ int ucc_slow_init(struct ucc_slow_info * us_info, struct ucc_slow_private ** ucc /* Get PRAM base */ uccs->us_pram_offset = qe_muram_alloc(UCC_SLOW_PRAM_SIZE, ALIGNMENT_OF_UCC_SLOW_PRAM); - if (IS_ERR_VALUE(uccs->us_pram_offset)) { + if (uccs->us_pram_offset < 0) { printk(KERN_ERR "%s: cannot allocate MURAM for PRAM", __func__); ucc_slow_free(uccs); return -ENOMEM; @@ -206,10 +209,9 @@ int ucc_slow_init(struct ucc_slow_info * us_info, struct ucc_slow_private ** ucc uccs->rx_base_offset = qe_muram_alloc(us_info->rx_bd_ring_len * sizeof(struct qe_bd), QE_ALIGNMENT_OF_BD); - if (IS_ERR_VALUE(uccs->rx_base_offset)) { + if (uccs->rx_base_offset < 0) { printk(KERN_ERR "%s: cannot allocate %u RX BDs\n", __func__, us_info->rx_bd_ring_len); - uccs->rx_base_offset = 0; ucc_slow_free(uccs); return -ENOMEM; } @@ -217,9 +219,8 @@ int ucc_slow_init(struct ucc_slow_info * us_info, struct ucc_slow_private ** ucc uccs->tx_base_offset = qe_muram_alloc(us_info->tx_bd_ring_len * sizeof(struct qe_bd), QE_ALIGNMENT_OF_BD); - if (IS_ERR_VALUE(uccs->tx_base_offset)) { + if (uccs->tx_base_offset < 0) { printk(KERN_ERR "%s: cannot allocate TX BDs", __func__); - uccs->tx_base_offset = 0; ucc_slow_free(uccs); return -ENOMEM; } @@ -352,14 +353,9 @@ void ucc_slow_free(struct ucc_slow_private * uccs) if (!uccs) return; - if (uccs->rx_base_offset) - qe_muram_free(uccs->rx_base_offset); - - if (uccs->tx_base_offset) - qe_muram_free(uccs->tx_base_offset); - - if (uccs->us_pram) - qe_muram_free(uccs->us_pram_offset); + qe_muram_free(uccs->rx_base_offset); + qe_muram_free(uccs->tx_base_offset); + qe_muram_free(uccs->us_pram_offset); if (uccs->us_regs) iounmap(uccs->us_regs); diff --git a/include/soc/fsl/qe/ucc_slow.h b/include/soc/fsl/qe/ucc_slow.h index 8696fdea2ae9..d187a6be83bc 100644 --- a/include/soc/fsl/qe/ucc_slow.h +++ b/include/soc/fsl/qe/ucc_slow.h @@ -185,7 +185,7 @@ struct ucc_slow_private { struct ucc_slow_info *us_info; struct ucc_slow __iomem *us_regs; /* Ptr to memory map of UCC regs */ struct ucc_slow_pram *us_pram; /* a pointer to the parameter RAM */ - u32 us_pram_offset; + s32 us_pram_offset; int enabled_tx; /* Whether channel is enabled for Tx (ENT) */ int enabled_rx; /* Whether channel is enabled for Rx (ENR) */ int stopped_tx; /* Whether channel has been stopped for Tx @@ -194,8 +194,8 @@ struct ucc_slow_private { struct list_head confQ; /* frames passed to chip waiting for tx */ u32 first_tx_bd_mask; /* mask is used in Tx routine to save status and length for first BD in a frame */ - u32 tx_base_offset; /* first BD in Tx BD table offset (In MURAM) */ - u32 rx_base_offset; /* first BD in Rx BD table offset (In MURAM) */ + s32 tx_base_offset; /* first BD in Tx BD table offset (In MURAM) */ + s32 rx_base_offset; /* first BD in Rx BD table offset (In MURAM) */ struct qe_bd *confBd; /* next BD for confirm after Tx */ struct qe_bd *tx_bd; /* next BD for new Tx request */ struct qe_bd *rx_bd; /* next BD to collect after Rx */ -- 2.23.0