Received: by 2002:a25:31c3:0:0:0:0:0 with SMTP id x186csp6002443ybx; Mon, 11 Nov 2019 02:12:37 -0800 (PST) X-Google-Smtp-Source: APXvYqwKuIfa0NMT5AatMfSflKeYaxDrKHKPuIgCpjhBXgnz0oe4OFh+oJ3Ln1sB/KHUJSn0sCD/ X-Received: by 2002:a50:fa8a:: with SMTP id w10mr25316476edr.179.1573467157738; Mon, 11 Nov 2019 02:12:37 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1573467157; cv=none; d=google.com; s=arc-20160816; b=XtvMfzv6aSgLLcGP369juFwXeRjor+LoEGLua7qYgkXplvoTIUKrrsmMW/+pInfmLq vb6TdnbaTCovF08ZfpDylZo/TfFlH+bAf8uA2ftlscd8tcdfegjGmkiVHV3T1fzBJLV0 j6gyBR9IybrvYCXo+DFiCPuxsx0gCYWe3p+kQsWlschIvodUIJoSLsqfBMzr8ZKDjHyP n0NjU9ZVUy12yyY0FIIteXg27gtMo/47j2mrdrVvv8MATukZPOxsGnPpu7kjcRHFBle8 yQMuaSrFz1GYee9bM4ebKPxXEAQhZ0tgX5eaM2HK4IcPRa3wWGN41DXEgcbkYRFqHYJf FK1A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=z7GMmF/48GVRbmJtg40tEtKxVYKWt8uZt67uIbYeBH4=; b=kXwqmfFymOu3veO3Gkz9jczdkqIO1w7TveTgE4OJIbHU4qHHIQbFiAdEOUScij2oUF nWb9a6SjoyD3V1QOl+txCUNapN3ay7a0YMFTOTx0OazxgaaRIYYbp67PsyQGEiNT7UO5 45uy7+G55hZO8+78o42wuv5iWz59uuDAZscp5t5K2kQGfGXUxuoOrC7yWgjNeP8866Lm yokGRmtcqDLT5v3iTiL/vl7fU0JG5SNRwdpQEouKsVc1AAz3ZctpwsyJfrA9r2J5Z7XD ncXctGoBGzJkkm9kw38UilhEBhUwJTC+07oTj95dsLTcqXJNPFgqfFUjBcXgyaCNq8GJ 70Dg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m14si8980225ejr.395.2019.11.11.02.12.14; Mon, 11 Nov 2019 02:12:37 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726887AbfKKKLg (ORCPT + 99 others); Mon, 11 Nov 2019 05:11:36 -0500 Received: from mga01.intel.com ([192.55.52.88]:35383 "EHLO mga01.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726791AbfKKKLg (ORCPT ); Mon, 11 Nov 2019 05:11:36 -0500 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by fmsmga101.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 11 Nov 2019 02:11:35 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.68,292,1569308400"; d="scan'208";a="213737171" Received: from sgsxdev001.isng.intel.com (HELO localhost) ([10.226.88.11]) by fmsmga001.fm.intel.com with ESMTP; 11 Nov 2019 02:11:32 -0800 From: Rahul Tanwar To: linus.walleij@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com Cc: linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, robh@kernel.org, andriy.shevchenko@intel.com, qi-ming.wu@intel.com, yixin.zhu@linux.intel.com, cheol.yong.kim@intel.com, Rahul Tanwar Subject: [PATCH v6 0/2] pinctrl: Add new pinctrl/GPIO driver Date: Mon, 11 Nov 2019 18:11:28 +0800 Message-Id: X-Mailer: git-send-email 2.11.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, This series is to add pinctrl & GPIO controller driver for a new SoC. Patch 1 adds pinmux & GPIO controller driver. Patch 2 adds the corresponding dt bindings YAML document. Patches are against Linux 5.4-rc1 at below Git tree: git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl.git v6: - Fix code quality/style/readability related review concerns. - Remove enum usage from pinmux property in dt bindings. v5: - Fix code style/readability related review concerns. - Change data type of groups property to uint32-array in dt bindings. v4: - Correct data types for some pin config properties in dt bindings. - Improve pattern regex as per review feedback in dt bindings. - Remove eqbr_set_val() & set_drv_cur() reg update routines & instead do reg updates in eqbr_pinconf_set() routine itself. - Add locking in few ops where it was missing. - Rename eqbr_gpio_desc struct to eqbr_gpio_ctrl and avoid using desc in variable namings so as not to confuse with GPIO descriptors. - Address code quality/convention/style related review concerns. v3: - Add locking for GPIO IRQ ops. - Fix property naming mistake in dt bindings document. - Address other code quality related review concerns. - Fix a build error reported by kbuild test robot. - Remove deleted structure fields from comments. v2: - Enable GENERIC_PINMUX_FUNCTIONS & GENERIC_PINCTRL_GROUPS and use core provided code for pinmux_ops & pinctrl_ops. Remove related code from the driver. - Enable GENERIC_PINCONF & use core provided pinconf code. Remove related code from the driver. - Use GPIOLIB_IRQCHIP framework core code instead of implementing separtely in the driver. - Enable GPIO_GENERIC and switch to core provided memory mapped GPIO banks design. - Use standard pinctrl DT properties instead of custom made properties. - Address review concerns for dt bindings document. - Address code quality related review concerns. v1: - Initial version. Rahul Tanwar (2): pinctrl: Add pinmux & GPIO controller driver for a new SoC dt-bindings: pinctrl: intel: Add for new SoC .../bindings/pinctrl/intel,lgm-pinctrl.yaml | 98 +++ drivers/pinctrl/Kconfig | 18 + drivers/pinctrl/Makefile | 1 + drivers/pinctrl/pinctrl-equilibrium.c | 953 +++++++++++++++++++++ drivers/pinctrl/pinctrl-equilibrium.h | 144 ++++ 5 files changed, 1214 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/intel,lgm-pinctrl.yaml create mode 100644 drivers/pinctrl/pinctrl-equilibrium.c create mode 100644 drivers/pinctrl/pinctrl-equilibrium.h -- 2.11.0