Received: by 2002:a25:7ec1:0:0:0:0:0 with SMTP id z184csp1517186ybc; Tue, 12 Nov 2019 23:22:51 -0800 (PST) X-Google-Smtp-Source: APXvYqypJXT7ak7d2+NXZv0QkqcqyGGQOBVAblv/I2Eet4pntxrJ4Gw+0Y/Y/PisRLhhJUSzmvpN X-Received: by 2002:a50:f699:: with SMTP id d25mr1988547edn.72.1573629771781; Tue, 12 Nov 2019 23:22:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1573629771; cv=none; d=google.com; s=arc-20160816; b=qUDqOMdwqT/RgPifuoJHenmr76oRuQtFJjHqaZQN2cR7mbPrDS3l+6lNqeTrjcIWrh 1Oi8x5c4EuNqJvtm9gXse0IbDWHM54I3FS5r/5StGgSdidPQmoLyFi53rqNDKpMw2ebr dRlpQjTP+tuGyb8aF30UorRsAZurTcAVhquv/LLqSRRbQ7HZDGqILDjEP8oGtJdLcnjf RqwSjiPNSDxAs4xo0+qoBCKbRNm8ggcaoCjlVx23mviOEMb/3xaLjeAk81ZB3VCKDv7w zdljMj+D+snTMohpNFfKd0eWfNATFCdt4y80XJrwABk7Gxb7jwEcq4Ye+tLC9nsbBQXj ZU6Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from; bh=amTlO/Vgdb4x6TiF0fcS5U0fyq2GqFC2PYL+haVyA+s=; b=qB8QARuWKmm1OuA+zBTTduEeShbewZo1tQ5nwhrEgrJD23lZOCn5GZd1Ds6FkmCpc0 MUcSDuIufvkhiPCb/gqkTgX01SkVIX5ZygDNrzJsbvuxYATb0JQK/UNUqB4BBoJgyc9Y QIpEsDXeHkTC1J60ygq+0/sUVkHM8GrIizQuhrGAcwlggCSsutGI6FZH2GIZdcWxrXCF y6pefhQTACzjzXedclS4KdHkAOdJGL2mIRhgLab3c4lAw11m2oU8ZLY7PfVY6D8UBmCR X+vhqJEJQYDEIIzz8mNB9lxbB78R4L3gEnTmaF2Lo5NjKi+AZspXj/CFOpGRDpyk0IJQ xt4Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j44si894324eda.345.2019.11.12.23.22.26; Tue, 12 Nov 2019 23:22:51 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726986AbfKMHVf (ORCPT + 99 others); Wed, 13 Nov 2019 02:21:35 -0500 Received: from mga06.intel.com ([134.134.136.31]:33874 "EHLO mga06.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726516AbfKMHVe (ORCPT ); Wed, 13 Nov 2019 02:21:34 -0500 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by orsmga104.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 12 Nov 2019 23:21:33 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.68,299,1569308400"; d="scan'208";a="214258258" Received: from sgsxdev004.isng.intel.com (HELO localhost) ([10.226.88.13]) by fmsmga001.fm.intel.com with ESMTP; 12 Nov 2019 23:21:29 -0800 From: Dilip Kota To: gustavo.pimentel@synopsys.com, lorenzo.pieralisi@arm.com, andrew.murray@arm.com, helgaas@kernel.org, jingoohan1@gmail.com, robh@kernel.org, martin.blumenstingl@googlemail.com, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, andriy.shevchenko@intel.com Cc: linux-kernel@vger.kernel.org, cheol.yong.kim@intel.com, chuanhua.lei@linux.intel.com, qi-ming.wu@intel.com, Dilip Kota Subject: [PATCH v6 1/3] dt-bindings: PCI: intel: Add YAML schemas for the PCIe RC controller Date: Wed, 13 Nov 2019 15:21:20 +0800 Message-Id: <5f176b025ad831d17347bddd8a16ea90a30533b8.1573613534.git.eswara.kota@linux.intel.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: References: In-Reply-To: References: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add YAML schemas for PCIe RC controller on Intel Gateway SoCs which is Synopsys DesignWare based PCIe core. Signed-off-by: Dilip Kota Reviewed-by: Andrew Murray Reviewed-by: Rob Herring --- Changes on v6: Add Reviewed-by: Rob Herring Changes on v5: Add Reviewed-by Andrew Murray. Add possible values and default value for max-link-speed. Remove $ref and add maximum and default for reset-assert-ms. Set true flag for linux,pci-domain. Define maxItems for ranges and clock. Define maximum for num-lanes. Update required list: Add #address-cells, #size-cells, #interrupt-cells. Remove num-lanes and linux,pci-domain. Add required header files in example. Remove status entry in example. changes on v4: Add "snps,dw-pcie" compatible. Rename phy-names property value to pcie. And maximum and minimum values to num-lanes. Add ref for reset-assert-ms entry and update the description for easy understanding. Remove PCIe core interrupt entry. changes on v3: Add the appropriate License-Identifier Rename intel,rst-interval to 'reset-assert-us' Add additionalProperties: false Rename phy-names to 'pciephy' Remove the dtsi node split of SoC and board in the example Add #interrupt-cells = <1>; or else interrupt parsing will fail Name yaml file with compatible name .../devicetree/bindings/pci/intel-gw-pcie.yaml | 138 +++++++++++++++++++++ 1 file changed, 138 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/intel-gw-pcie.yaml diff --git a/Documentation/devicetree/bindings/pci/intel-gw-pcie.yaml b/Documentation/devicetree/bindings/pci/intel-gw-pcie.yaml new file mode 100644 index 000000000000..db605d8a387d --- /dev/null +++ b/Documentation/devicetree/bindings/pci/intel-gw-pcie.yaml @@ -0,0 +1,138 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pci/intel-gw-pcie.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: PCIe RC controller on Intel Gateway SoCs + +maintainers: + - Dilip Kota + +properties: + compatible: + items: + - const: intel,lgm-pcie + - const: snps,dw-pcie + + device_type: + const: pci + + "#address-cells": + const: 3 + + "#size-cells": + const: 2 + + reg: + items: + - description: Controller control and status registers. + - description: PCIe configuration registers. + - description: Controller application registers. + + reg-names: + items: + - const: dbi + - const: config + - const: app + + ranges: + maxItems: 1 + + resets: + maxItems: 1 + + clocks: + maxItems: 1 + + phys: + maxItems: 1 + + phy-names: + const: pcie + + reset-gpios: + maxItems: 1 + + linux,pci-domain: true + + num-lanes: + maximum: 2 + description: Number of lanes to use for this port. + + '#interrupt-cells': + const: 1 + + interrupt-map-mask: + description: Standard PCI IRQ mapping properties. + + interrupt-map: + description: Standard PCI IRQ mapping properties. + + max-link-speed: + description: Specify PCI Gen for link capability. + allOf: + - $ref: /schemas/types.yaml#/definitions/uint32 + - enum: [ 1, 2, 3, 4 ] + - default: 1 + + bus-range: + description: Range of bus numbers associated with this controller. + + reset-assert-ms: + description: | + Delay after asserting reset to the PCIe device. + maximum: 500 + default: 100 + +required: + - compatible + - device_type + - "#address-cells" + - "#size-cells" + - reg + - reg-names + - ranges + - resets + - clocks + - phys + - phy-names + - reset-gpios + - '#interrupt-cells' + - interrupt-map + - interrupt-map-mask + +additionalProperties: false + +examples: + - | + #include + #include + pcie10: pcie@d0e00000 { + compatible = "intel,lgm-pcie", "snps,dw-pcie"; + device_type = "pci"; + #address-cells = <3>; + #size-cells = <2>; + reg = <0xd0e00000 0x1000>, + <0xd2000000 0x800000>, + <0xd0a41000 0x1000>; + reg-names = "dbi", "config", "app"; + linux,pci-domain = <0>; + max-link-speed = <4>; + bus-range = <0x00 0x08>; + interrupt-parent = <&ioapic1>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 0x7>; + interrupt-map = <0 0 0 1 &ioapic1 27 1>, + <0 0 0 2 &ioapic1 28 1>, + <0 0 0 3 &ioapic1 29 1>, + <0 0 0 4 &ioapic1 30 1>; + ranges = <0x02000000 0 0xd4000000 0xd4000000 0 0x04000000>; + resets = <&rcu0 0x50 0>; + clocks = <&cgu0 LGM_GCLK_PCIE10>; + phys = <&cb0phy0>; + phy-names = "pcie"; + reset-assert-ms = <500>; + reset-gpios = <&gpio0 3 GPIO_ACTIVE_LOW>; + num-lanes = <2>; + }; -- 2.11.0