Received: by 2002:a25:7ec1:0:0:0:0:0 with SMTP id z184csp1701228ybc; Wed, 13 Nov 2019 03:02:51 -0800 (PST) X-Google-Smtp-Source: APXvYqxRbEUp7hDRrrR3AqctYN7PA9SdiIiTQ4jij88WLug/KOQGdbpSrBILLKIZ9Z6IbP9n4qWA X-Received: by 2002:a17:906:4096:: with SMTP id u22mr2080393ejj.264.1573642971683; Wed, 13 Nov 2019 03:02:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1573642971; cv=none; d=google.com; s=arc-20160816; b=MV7PrpqUWHJBUeFZ8cPdcikA6eNh9GVfkP1qPvXqK/26qKtFt0mVmJ8CndP8niLIC4 lHn3lF+gQ2AR++n4nMMY9I13TpCNvQBwU9bo6whEukNcaT4mzZdyEWloYvsvKz8BkY0t j8g9Ih2oWunxcSlf+4BzRjxstSgScKs1Cu/WH5bKxNzitNjXL5ETBX5AZQ5F+ncsGU6Y mill3Dibl/8cP2e7DO/bsKCz0Gs8GXggJwAzxo2xG494aOfvVBJTRQvVPaomk1bHBfil cENvAErVUjAEivp7C6TocnD54SVqiX53IUEEVeOFzlvnQa3bZKjzxAnmaJqKpbgtFqn6 U7Tw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:organization:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=UztwQ+oQAnlB7N5gJj/ASrwbLu0QkF4Zjt+8x/Xa8Bs=; b=VTMJEN/imhQ/4sloxGxkZjlKuAA1e+Pg0X2ViUhf72UJqauyhnZ8x3D7n46VgLN02e 8qNqiiEtkFuRHimZHRYpjrVuy9vUkjk08MPxvwCMpi7VPnVlFf+4bLvSFzpmDX1eLcl/ BfJQL1ycJjl1hfBl0x6rIcF8BS2ZUGgNkR1dAtIel8Nl863m00bHP4Uep5GGCXx0QY2P /B4m5504zy5Nz6DreqbF2XAb9dcNKxAP/ggY6oXNzhmHGmtq4E7TuQTKiYm/bOZyU2JF W6q+IRt4sHDUF2Eef71OCwuACYn2W4LQnRLEA3QBweLWkK+pwhznYE7DkdBR6JO0QY1G oNTg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g11si948188ejx.212.2019.11.13.03.02.24; Wed, 13 Nov 2019 03:02:51 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727632AbfKMLAP (ORCPT + 99 others); Wed, 13 Nov 2019 06:00:15 -0500 Received: from mga02.intel.com ([134.134.136.20]:31895 "EHLO mga02.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726165AbfKMLAP (ORCPT ); Wed, 13 Nov 2019 06:00:15 -0500 X-Amp-Result: UNKNOWN X-Amp-Original-Verdict: FILE UNKNOWN X-Amp-File-Uploaded: False Received: from orsmga002.jf.intel.com ([10.7.209.21]) by orsmga101.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 13 Nov 2019 03:00:14 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.68,300,1569308400"; d="scan'208";a="216350769" Received: from smile.fi.intel.com (HELO smile) ([10.237.68.40]) by orsmga002.jf.intel.com with ESMTP; 13 Nov 2019 03:00:10 -0800 Received: from andy by smile with local (Exim 4.93-RC1) (envelope-from ) id 1iUqNd-0001Y6-H6; Wed, 13 Nov 2019 13:00:09 +0200 Date: Wed, 13 Nov 2019 13:00:09 +0200 From: Andy Shevchenko To: Dilip Kota Cc: gustavo.pimentel@synopsys.com, lorenzo.pieralisi@arm.com, andrew.murray@arm.com, helgaas@kernel.org, jingoohan1@gmail.com, robh@kernel.org, martin.blumenstingl@googlemail.com, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, cheol.yong.kim@intel.com, chuanhua.lei@linux.intel.com, qi-ming.wu@intel.com Subject: Re: [PATCH v6 2/3] dwc: PCI: intel: PCIe RC controller driver Message-ID: <20191113110009.GC32742@smile.fi.intel.com> References: <897ef494f39291797a92efb87a59961d36384019.1573613534.git.eswara.kota@linux.intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <897ef494f39291797a92efb87a59961d36384019.1573613534.git.eswara.kota@linux.intel.com> Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Nov 13, 2019 at 03:21:21PM +0800, Dilip Kota wrote: > Add support to PCIe RC controller on Intel Gateway SoCs. > PCIe controller is based of Synopsys DesignWare PCIe core. > > Intel PCIe driver requires Upconfigure support, Fast Training > Sequence and link speed configurations. So adding the respective > helper functions in the PCIe DesignWare framework. > It also programs hardware autonomous speed during speed > configuration so defining it in pci_regs.h. > +#include > +#include I hardly see the use of above... > + if (device_property_read_u32(dev, "reset-assert-ms", &lpp->rst_intrvl)) > + lpp->rst_intrvl = RESET_INTERVAL_MS; ...perhaps you need to add #include instead. -- With Best Regards, Andy Shevchenko