Received: by 2002:a25:7ec1:0:0:0:0:0 with SMTP id z184csp2693521ybc; Wed, 13 Nov 2019 19:56:06 -0800 (PST) X-Google-Smtp-Source: APXvYqyscZQHurCtoScqRPfpVGorKPOz+DHCGkSTnOjN+jHY3YpyNuSfbozGaYjhA0vKMU4KJ/vy X-Received: by 2002:a05:6402:1156:: with SMTP id g22mr7691987edw.233.1573703766645; Wed, 13 Nov 2019 19:56:06 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1573703766; cv=none; d=google.com; s=arc-20160816; b=wtZ6uymGJR7mqPSz2v+xj34Z5XyQXlIbVGYXiauNvGkeF3MmFPgK4QuxG2/lHHsVzK b68FBINOfZwEHs0TpskiYoSz4g5y8x4zK9uf8UWp6Xn5dW82M87Bq/ifvQLmTNSTUM2E wL4KHHVzTL/oRPDpAWqrHamTIgm6V5JY+3cIE+3u0yglnYHVvy3xdsNerNSfPAHdHAZ3 rScHImHBFTy9TPVhczXwa9oi49k1sddB/yEUwLMo9ezgbee87ohyqZjns8sM+TUahfi5 rDsnmkE4XMPmVpcgn65TGOd7svbICxf5jsOFXNw3htcee1Fbr6QHW92+rDQlGlKSWIDE rEpA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-language :content-transfer-encoding:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=hrXi+kPuEXk39dHGzow/X5q9nXj67OZRiM8t21be8Ds=; b=yoPwdnFBkTIpRhs5xQ+d7ErLzIrsF5gdUrYid7Q7Qoz8JPjyPIoVd/gwBWJAvAKqM2 Mx+uBqzTBaVvsvvFtGsJsaV+Ef5tB5pFT8J7QcrNIvJ5BnXie1C+CTWi7yW8OVJ1EAG9 Hzg1BgXMZStbTPL2Q1bXDgncvyb67WiLgANnzsDqahIx3/9GXZFe3jIZNUVGIsW0Amq6 uhD0yhBf2Baip+48WjvWjRs995N2w5GA26zdfRG6Vyns+xSEcaC8I3e2bUPiG2W8TMwd HVsya9DN0X20jRKJt04cHQCP8wOjd2MlkLmttVtIFypQyTgqMCIUvZVfty3wuo/so00K anHQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p29si3338647eda.104.2019.11.13.19.55.42; Wed, 13 Nov 2019 19:56:06 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727059AbfKNDww (ORCPT + 99 others); Wed, 13 Nov 2019 22:52:52 -0500 Received: from mga11.intel.com ([192.55.52.93]:8089 "EHLO mga11.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726557AbfKNDww (ORCPT ); Wed, 13 Nov 2019 22:52:52 -0500 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga005.fm.intel.com ([10.253.24.32]) by fmsmga102.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 13 Nov 2019 19:52:52 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.68,302,1569308400"; d="scan'208";a="404840603" Received: from linux.intel.com ([10.54.29.200]) by fmsmga005.fm.intel.com with ESMTP; 13 Nov 2019 19:52:51 -0800 Received: from [10.226.39.46] (unknown [10.226.39.46]) by linux.intel.com (Postfix) with ESMTP id 734FE58049A; Wed, 13 Nov 2019 19:52:48 -0800 (PST) Subject: Re: [PATCH v6 2/3] dwc: PCI: intel: PCIe RC controller driver To: Andy Shevchenko Cc: gustavo.pimentel@synopsys.com, lorenzo.pieralisi@arm.com, andrew.murray@arm.com, helgaas@kernel.org, jingoohan1@gmail.com, robh@kernel.org, martin.blumenstingl@googlemail.com, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, cheol.yong.kim@intel.com, chuanhua.lei@linux.intel.com, qi-ming.wu@intel.com References: <897ef494f39291797a92efb87a59961d36384019.1573613534.git.eswara.kota@linux.intel.com> <20191113110009.GC32742@smile.fi.intel.com> From: Dilip Kota Message-ID: Date: Thu, 14 Nov 2019 11:52:47 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:60.0) Gecko/20100101 Thunderbird/60.9.0 MIME-Version: 1.0 In-Reply-To: <20191113110009.GC32742@smile.fi.intel.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Content-Language: en-US Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 11/13/2019 7:00 PM, Andy Shevchenko wrote: > On Wed, Nov 13, 2019 at 03:21:21PM +0800, Dilip Kota wrote: >> Add support to PCIe RC controller on Intel Gateway SoCs. >> PCIe controller is based of Synopsys DesignWare PCIe core. >> >> Intel PCIe driver requires Upconfigure support, Fast Training >> Sequence and link speed configurations. So adding the respective >> helper functions in the PCIe DesignWare framework. >> It also programs hardware autonomous speed during speed >> configuration so defining it in pci_regs.h. >> +#include >> +#include > I hardly see the use of above... Thanks for pointing it. Yes, it can be removed. I have again cross checked all the header files , i see below files can also be removed. #include #include #include >> + if (device_property_read_u32(dev, "reset-assert-ms", &lpp->rst_intrvl)) >> + lpp->rst_intrvl = RESET_INTERVAL_MS; > ...perhaps you need to add > > #include > > instead. I see this header file isĀ  already getting included in the driver through linux/phy/phy.h => linux/of.h (of.h has #include ) Thanks for reviewing the patch, i will update the driver and submit the next patch version. Regards, Dilip >