Received: by 2002:a25:7ec1:0:0:0:0:0 with SMTP id z184csp3540689ybc; Thu, 14 Nov 2019 10:38:36 -0800 (PST) X-Google-Smtp-Source: APXvYqwwYr5ZLuWrfqQpmqwUVPAeBOJAEhUH3OzbhX0I8zXXPWqpD77FVHEUAbSbngfnEw9h85UQ X-Received: by 2002:adf:e8ce:: with SMTP id k14mr9435219wrn.393.1573756716832; Thu, 14 Nov 2019 10:38:36 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1573756716; cv=none; d=google.com; s=arc-20160816; b=oD+1FRGUKsPAYQjsIJIqVypMHhhBhM/qV8BQFW9iNS1S4zQuG8L4XMkWDb7tIPg4jY hooUiIsAnxpEoWD23jiQV7hV4/CJuWY3Lt0TtkZFB9nY9xsFsWXw1ZuyKGhKDGNmJKQP rSHP8gKOgVTGWBoHZQdEtlEj59BRjskaGe5qUhyaQCoohCc7BJ8Bp81Z0+vpStfwQgdB DHoPwjP+24EoRrAPutLivkowwY7LwHQfqrMjOVOYYEPsl2wdsT0YPzg6lzHMCBdVSD/s jg+SlSwlFKgtZIK6jIKVnIPmtX+iRPsmpYFagc31WJqXT2ZhdcH/nKcXt/bkNMZp7SeO w/Ag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dmarc-filter:dkim-signature:dkim-signature; bh=RnUAQnQgiIJKmIMQf4+M14B+40d8UN9oSW0XwfGrmPw=; b=i05gm2ojxjsdVNE4hScukh33aIXpCUznEXjQi+TmUYpYbJHbM72DsbbkObUNGoh8va 1xxc4iiV4MEBvU3mq1fNNV4O5YtvhB72o876MQiWwVdM9FOFZzYGlVcM2cVcUYi9G03i WJQQklOI9dfyt6UQMldKTPZhaG0UktZH5Ts/VvsJ3fVjDwQ79oYqvJHdDJm/k75XNk5+ eWfvKkbM4oDeHUhyzczPm8u6EAxCaHE4gnVs43m5lZeaQ3HtSbylCcT9bG2IiN766Dld iJzfSeAmPwtlJwF8J5SUVGJJH7D1OyzOIse4E+0K4vSoU5tjIHfrzvKJ5EEWsxjMytfX WCDw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=MC7sllaq; dkim=pass header.i=@codeaurora.org header.s=default header.b=FIOsLReJ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m9si3894407ejk.322.2019.11.14.10.38.11; Thu, 14 Nov 2019 10:38:36 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=MC7sllaq; dkim=pass header.i=@codeaurora.org header.s=default header.b=FIOsLReJ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727210AbfKNSfw (ORCPT + 99 others); Thu, 14 Nov 2019 13:35:52 -0500 Received: from smtp.codeaurora.org ([198.145.29.96]:56026 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726977AbfKNSfu (ORCPT ); Thu, 14 Nov 2019 13:35:50 -0500 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id AF9E460D62; Thu, 14 Nov 2019 18:35:44 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1573756548; bh=HWa3T7WBLldguTdBL77UhjGPppY1kGqNexVz8j95mJo=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=MC7sllaqTs29s6iwUp7NdjvAhJSCTkYMzZ9eJqiSLOGf7Nn79kZYmxdaH2WcK60BK UY6IhH8uQ0KDMZqzal4k8lOUTGg4vBlCS1KA2IqzA/2G1rTr5JT1mhThJzHnpu6Anv z51cZ0MO6uQYXJXe4kSiTgaFxXE8ZJL+mTJcNuow= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_INVALID,DKIM_SIGNED,SPF_NONE autolearn=no autolearn_force=no version=3.4.0 Received: from codeaurora.org (i-global254.qualcomm.com [199.106.103.254]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: ilina@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id DA55E613B7; Thu, 14 Nov 2019 18:35:41 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1573756543; bh=HWa3T7WBLldguTdBL77UhjGPppY1kGqNexVz8j95mJo=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=FIOsLReJDEVG0gGkMYRICaj9bGp1TBT1gz79A2HdgBuIPTo7kCDHYLJAwlq9HubUu gD4B7guu7Gb+i31UScJ+I4nNg1cR3lTp83ETLnno2iOepi6Jzs7qieJPwviHeuoWJl OqKnISeq03YkZ25rXTYpxctHNNHEJKKCCo38FJ3c= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org DA55E613B7 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=ilina@codeaurora.org From: Lina Iyer To: swboyd@chromium.org, maz@kernel.org, linus.walleij@linaro.org, bjorn.andersson@linaro.org Cc: evgreen@chromium.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, mkshah@codeaurora.org, linux-gpio@vger.kernel.org, agross@kernel.org, dianders@chromium.org, Lina Iyer Subject: [PATCH 06/12] genirq: Introduce irq_chip_get/set_parent_state calls Date: Thu, 14 Nov 2019 11:35:15 -0700 Message-Id: <1573756521-27373-7-git-send-email-ilina@codeaurora.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1573756521-27373-1-git-send-email-ilina@codeaurora.org> References: <1573756521-27373-1-git-send-email-ilina@codeaurora.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Maulik Shah On certain QTI chipsets some GPIOs are direct-connect interrupts to the GIC to be used as regular interrupt lines. When the GPIOs are not used for interrupt generation the interrupt line is disabled. But disabling the interrupt at GIC does not prevent the interrupt to be reported as pending at GIC_ISPEND. Later, when drivers call enable_irq() on the interrupt, an unwanted interrupt occurs. Introduce get and set methods for irqchip's parent to clear it's pending irq state. This then can be invoked by the GPIO interrupt controller on the parents in it hierarchy to clear the interrupt before enabling the interrupt. Signed-off-by: Maulik Shah [updated commit text and minor code fixes] Signed-off-by: Lina Iyer --- Changes in RFC v2 - - Rephrase commit text - Address code review comments --- include/linux/irq.h | 6 ++++++ kernel/irq/chip.c | 44 ++++++++++++++++++++++++++++++++++++++++++++ 2 files changed, 50 insertions(+) diff --git a/include/linux/irq.h b/include/linux/irq.h index fb301cf..7853eb9 100644 --- a/include/linux/irq.h +++ b/include/linux/irq.h @@ -610,6 +610,12 @@ extern int irq_chip_pm_put(struct irq_data *data); #ifdef CONFIG_IRQ_DOMAIN_HIERARCHY extern void handle_fasteoi_ack_irq(struct irq_desc *desc); extern void handle_fasteoi_mask_irq(struct irq_desc *desc); +extern int irq_chip_set_parent_state(struct irq_data *data, + enum irqchip_irq_state which, + bool val); +extern int irq_chip_get_parent_state(struct irq_data *data, + enum irqchip_irq_state which, + bool *state); extern void irq_chip_enable_parent(struct irq_data *data); extern void irq_chip_disable_parent(struct irq_data *data); extern void irq_chip_ack_parent(struct irq_data *data); diff --git a/kernel/irq/chip.c b/kernel/irq/chip.c index b76703b..b3fa2d8 100644 --- a/kernel/irq/chip.c +++ b/kernel/irq/chip.c @@ -1298,6 +1298,50 @@ EXPORT_SYMBOL_GPL(handle_fasteoi_mask_irq); #endif /* CONFIG_IRQ_FASTEOI_HIERARCHY_HANDLERS */ /** + * irq_chip_set_parent_state - set the state of a parent interrupt. + * + * @data: Pointer to interrupt specific data + * @which: State to be restored (one of IRQCHIP_STATE_*) + * @val: Value corresponding to @which + * + * Conditional success, if the underlying irqchip does not implement it. + */ +int irq_chip_set_parent_state(struct irq_data *data, + enum irqchip_irq_state which, + bool val) +{ + data = data->parent_data; + + if (!data || !data->chip->irq_set_irqchip_state) + return 0; + + return data->chip->irq_set_irqchip_state(data, which, val); +} +EXPORT_SYMBOL_GPL(irq_chip_set_parent_state); + +/** + * irq_chip_get_parent_state - get the state of a parent interrupt. + * + * @data: Pointer to interrupt specific data + * @which: one of IRQCHIP_STATE_* the caller wants to know + * @state: a pointer to a boolean where the state is to be stored + * + * Conditional success, if the underlying irqchip does not implement it. + */ +int irq_chip_get_parent_state(struct irq_data *data, + enum irqchip_irq_state which, + bool *state) +{ + data = data->parent_data; + + if (!data || !data->chip->irq_get_irqchip_state) + return 0; + + return data->chip->irq_get_irqchip_state(data, which, state); +} +EXPORT_SYMBOL_GPL(irq_chip_get_parent_state); + +/** * irq_chip_enable_parent - Enable the parent interrupt (defaults to unmask if * NULL) * @data: Pointer to interrupt specific data -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project