Received: by 2002:a25:7ec1:0:0:0:0:0 with SMTP id z184csp4235227ybc; Fri, 15 Nov 2019 01:00:13 -0800 (PST) X-Google-Smtp-Source: APXvYqz/fB8EGuFWL9/UkNfK59fJ2L5ykks5Z0zzSeCfYzL53h6FgM9GY7R4NDTLQ81kZIxvfjMA X-Received: by 2002:a17:907:216e:: with SMTP id rl14mr12472712ejb.291.1573808413507; Fri, 15 Nov 2019 01:00:13 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1573808413; cv=none; d=google.com; s=arc-20160816; b=vwuQP9mDVWzO4KEZ+UwJ42OEhmkQc0BoYkZeOTqX+TFFdZeycRdBQkzThLegkhv7Gd PlN3bkf2VHA58wVTjD78UJI9BMhzhhmdoiTZ3QEr15Rn8ngoHWuWsUaa0yIEY3tXNO2X KiwXn46cfPfm7vd3pZmVMoQZ1ui6Uxcj9cpikR40XiPab2iFqJlVJyiGLuu0ktFhCNef 0xrCH0VZ1sPXZZX3oxAaSP3xaLZXcqBllQCG3GFKeeESObO9X2vGdj9XfDchN360ESAN 1i5BTVROVP7TyoknX6dcQgrkL4jiZ6EBBveXCYS1VlSAi3jBwXG0ULXZub0HQBHZWz5s aczg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=q3CP5QyY+xi5CY4XEZu+kDiKhrs4m71rrfuTO60dl7k=; b=TnqVVt20BXYT5LH+Y4xHDMESSuvPCWiMwMT4IX9QXcQ4kjrxLZ83tE+sRK9k72AZ2L QbTcB9h4HIcRrw3xoUSaZwsAhLHZIZLvJCD35B8e1rIwuxPeQFFmNGyzN6PKNlJbe0h0 JHXtwc6xMe8/DKFnUqVstxl/YtESOFDCrZ3HxvJKZCbduMzv2yq4hkrJRPQ4LUoYFmNC r4vlvYis6I/SwXY0MV7Dgq7h5OIr55sxT60b+Jpplgc2JEw+M2843v5R9dZ6SytyADcn KkGMh6g3UDor+ZG0vdVBdNp1y0XfNeGxF2EeLc8HfU8GCr86Jd8XSKEtuQJBN4EvLikK X6/g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n2si5320089ejz.65.2019.11.15.00.59.48; Fri, 15 Nov 2019 01:00:13 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727142AbfKOI6j (ORCPT + 99 others); Fri, 15 Nov 2019 03:58:39 -0500 Received: from twhmllg3.macronix.com ([122.147.135.201]:45891 "EHLO TWHMLLG3.macronix.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725829AbfKOI6j (ORCPT ); Fri, 15 Nov 2019 03:58:39 -0500 Received: from localhost.localdomain ([172.17.195.96]) by TWHMLLG3.macronix.com with ESMTP id xAF8wWGt046218; Fri, 15 Nov 2019 16:58:32 +0800 (GMT-8) (envelope-from masonccyang@mxic.com.tw) From: Mason Yang To: broonie@kernel.org, miquel.raynal@bootlin.com, richard@nod.at, marek.vasut@gmail.com, dwmw2@infradead.org, computersforpeace@gmail.com, vigneshr@ti.com, bbrezillon@kernel.org, tudor.ambarus@microchip.com Cc: juliensu@mxic.com.tw, linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org, linux-spi@vger.kernel.org, Mason Yang Subject: [PATCH 0/4] mtd: spi-nor: Add support for Octal 8D-8D-8D mode Date: Fri, 15 Nov 2019 16:58:04 +0800 Message-Id: <1573808288-19365-1-git-send-email-masonccyang@mxic.com.tw> X-Mailer: git-send-email 1.9.1 X-MAIL: TWHMLLG3.macronix.com xAF8wWGt046218 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hello, This is repost of patchset from Boris Brezillon's [RFC,00/18] mtd: spi-nor: Proposal for 8-8-8 mode support [1]. Background from cover letter for RFC[1]. The trend has been around Octal NOR Flash lately and the latest mainline already supports 1-1-8 and 1-8-8 modes. Boris opened a discussion on how we should support stateful modes (X-X-X and XD-XD-XD, where X is the bus width and D means Double Transfer Rate). JESD216C has defined specification for Octal 8-8-8 and 8D-8D-8D. It defined command and command extension in JEDEC Basic Flash Parameter Table(18th DWORD) as well as how to enable 8-8-8/8D-8D-8D mode sequences (Write CFG Reg 2). The first set of patches is according to JESD216C adding Double Transfer Rate(DTR) fields, extension command and command bytes number to the spi_mem_op struct. The second set of patches define the relevant macrons and enum in spi-nor layer for Octal 8-8-8 and 8D-8D-8D mode operation. The last set of patches in the series are modifying spi_nor_fixups hook to tweak flash parameters for spi_nor_read/pp_setting() and then in a chip-specific way to enter 8-8-8 or 8D-8D-8D modes on a Macronix chip. Also patched spi-mxic driver for testing on Macronix's Zynq PicoZed board with Macronix's SPI controller (spi-mxic.c) and mx25uw51245g Octal flash. [1] https://patchwork.ozlabs.org/cover/982926/ thnaks for your time and review. best regards, Mason Mason Yang (4): spi: spi-mem: Add support for Octal 8D-8D-8D mode mtd: spi-nor: Add support for Octal 8D-8D-8D mode mtd: spi-nor: Add Octal 8D-8D-8D mode support for Macronix mx25uw51245g spi: mxic: Add support for Octal 8D-8D-8D mode drivers/mtd/spi-nor/spi-nor.c | 273 +++++++++++++++++++++++++++++++++++++++++- drivers/spi/spi-mem.c | 8 +- drivers/spi/spi-mxic.c | 98 ++++++++++----- include/linux/mtd/spi-nor.h | 61 +++++++++- include/linux/spi/spi-mem.h | 13 ++ 5 files changed, 410 insertions(+), 43 deletions(-) -- 1.9.1