Received: by 2002:a25:7ec1:0:0:0:0:0 with SMTP id z184csp4256807ybc; Fri, 15 Nov 2019 01:27:32 -0800 (PST) X-Google-Smtp-Source: APXvYqxsX32mOqxi5RSWpUXVu4QGJrUBVqs5A6lRhCw9sxEN4+k/G8QPLiq2Zjizznvm5atGPIgq X-Received: by 2002:a17:906:c314:: with SMTP id s20mr12617756ejz.118.1573810052755; Fri, 15 Nov 2019 01:27:32 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1573810052; cv=none; d=google.com; s=arc-20160816; b=yqJ3t4c9ECuT4bKwcd0JBXAtd4OaEsUEuGSCewQurBfiMPMiheaRTq3waYHQDfdmPe czysZ9UCqNb6OwDtWY96itegXTKC35hYBF0AXdelNwIGY7RL1xwCQaX5sOz+6CSBE408 oYESNGgTUqVHEc/Gbc1h66gW0VCJDNoAmCUbTUYxxmT8qdnTHnyY4oknTmLghqO1yp+x 5mYpvHsJoOy+ban2EXXm9uQCrx/EvLBCzm9cqo2a+M6nFToNhQTvd19vuwzbP1UUS7gu CcxviRV+sUsH6A4xn6NJxYKoATT7+h6+Ys0fIyEnTnqc1BfeWd68QDWvdIeP5/7lvYGm xTpQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from; bh=pZNzXBzTxEqx0rwlN+Pwjco+bU1ze4BG8e656wjG370=; b=1GNoSr4XqQqe5G4wDDXDHbLkH9Yn+S5Ivoj2RPiB2NboUrQrZH0KiCBPNGmViShx3J dSgXFgapeXZAaevs1eHddTf3eRT6yNwwuSeVfaC7JSfZaKYP/yKzX+fLCsqiObQHvDaW qr5eu2rB5m/dPIyoCkoh58ZQc8DBuLb9DxNWpgYESn3TuzQPzDsQEWmBDZ6w3ELVCVEV vE1HtmkRwTNqGvHXBb3CYvjWZMX528GtR6+rwPmfzLdxRhBXGOyuRXL8ae8nKUFImK49 qeTbLZ68ITEpgGc1jr0EYpwzh9eeug/Kiq8cKcrfxoCUrnQLo2CIHC7JzFY9SC+y/lee hvOQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v2si4713217ejh.313.2019.11.15.01.27.06; Fri, 15 Nov 2019 01:27:32 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727247AbfKOJZX (ORCPT + 99 others); Fri, 15 Nov 2019 04:25:23 -0500 Received: from mga14.intel.com ([192.55.52.115]:47552 "EHLO mga14.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726567AbfKOJZW (ORCPT ); Fri, 15 Nov 2019 04:25:22 -0500 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga004.jf.intel.com ([10.7.209.38]) by fmsmga103.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 15 Nov 2019 01:25:21 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.68,307,1569308400"; d="scan'208";a="356065503" Received: from sgsxdev001.isng.intel.com (HELO localhost) ([10.226.88.11]) by orsmga004.jf.intel.com with ESMTP; 15 Nov 2019 01:25:18 -0800 From: Rahul Tanwar To: linus.walleij@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com Cc: linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, robh@kernel.org, andriy.shevchenko@intel.com, qi-ming.wu@intel.com, yixin.zhu@linux.intel.com, cheol.yong.kim@intel.com, Rahul Tanwar Subject: [PATCH v8 2/2] dt-bindings: pinctrl: intel: Add for new SoC Date: Fri, 15 Nov 2019 17:25:08 +0800 Message-Id: X-Mailer: git-send-email 2.11.0 In-Reply-To: References: In-Reply-To: References: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add dt bindings document for pinmux & GPIO controller driver of Intel Lightning Mountain SoC. Signed-off-by: Rahul Tanwar --- .../bindings/pinctrl/intel,lgm-pinctrl.yaml | 116 +++++++++++++++++++++ 1 file changed, 116 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/intel,lgm-pinctrl.yaml diff --git a/Documentation/devicetree/bindings/pinctrl/intel,lgm-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/intel,lgm-pinctrl.yaml new file mode 100644 index 000000000000..240d429f773b --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/intel,lgm-pinctrl.yaml @@ -0,0 +1,116 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/bindings/pinctrl/intel,lgm-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Intel Lightning Mountain SoC pinmux & GPIO controller binding + +maintainers: + - Rahul Tanwar + +description: | + Pinmux & GPIO controller controls pin multiplexing & configuration including + GPIO function selection & GPIO attributes configuration. + + Please refer to [1] for details of the common pinctrl bindings used by the + client devices. + + [1] Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt + +properties: + compatible: + const: intel,lgm-io + + reg: + maxItems: 1 + +# Client device subnode's properties +patternProperties: + '-pins$': + type: object + description: + Pinctrl node's client devices use subnodes for desired pin configuration. + Client device subnodes use below standard properties. + + properties: + function: + $ref: /schemas/types.yaml#/definitions/string + description: + A string containing the name of the function to mux to the group. + + groups: + $ref: /schemas/types.yaml#/definitions/string-array + description: + An array of strings identifying the list of groups. + + pins: + $ref: /schemas/types.yaml#/definitions/uint32-array + description: + List of pins to select with this function. + + pinmux: + description: The applicable mux group. + allOf: + - $ref: "/schemas/types.yaml#/definitions/uint32-array" + + bias-pull-up: + type: boolean + + bias-pull-down: + type: boolean + + drive-strength: + description: | + Selects the drive strength for the specified pins in mA. + 0: 2 mA + 1: 4 mA + 2: 8 mA + 3: 12 mA + allOf: + - $ref: /schemas/types.yaml#/definitions/uint32 + - enum: [0, 1, 2, 3] + + slew-rate: + type: boolean + description: | + Sets slew rate for specified pins. + 0: slow slew + 1: fast slew + + drive-open-drain: + type: boolean + + output-enable: + type: boolean + + required: + - function + - groups + + additionalProperties: false + +required: + - compatible + - reg + +additionalProperties: false + +examples: + # Pinmux controller node + - | + pinctrl: pinctrl@e2880000 { + compatible = "intel,lgm-pinctrl"; + reg = <0xe2880000 0x100000>; + + uart0-pins { + pins = <64>, /* UART_RX0 */ + <65>; /* UART_TX0 */ + function = "CONSOLE_UART0"; + pinmux = <1>, + <1>; + groups = "CONSOLE_UART0"; + }; + }; + +... -- 2.11.0